fpc/compiler/arm/rarmsri.inc
florian 54d3d736f5 * patch by Jeppe Johansen to add support for handling different flags for xPSR regs,
and add usermode parsing of LDM/STM ops
  This patch basically extends the ARM assembly reader a bit to properly parse CPSR and 
  SPSR flags for the MSR opcode, and allows the reader to understand 
  the ^ modifer for register lists for STMxx and LDMxx.

  Previously the following combinations weren't possible in straight assembler:
     MRS R0, CPSR
     MRS R0, SPSR
     MSR CPSR_CX, R0
     LDMIA SP, {R0-R15}^
     etc.. 

git-svn-id: trunk@22502 -
2012-09-29 08:23:40 +00:00

94 lines
412 B
SQL

{ don't edit, this file is generated from armreg.dat }
0,
89,
27,
30,
57,
60,
63,
66,
69,
72,
73,
74,
75,
76,
33,
77,
78,
79,
80,
81,
82,
83,
84,
85,
86,
36,
87,
88,
39,
42,
45,
48,
51,
54,
17,
18,
19,
20,
21,
22,
23,
24,
90,
1,
2,
11,
12,
13,
14,
15,
16,
3,
4,
5,
6,
7,
8,
9,
10,
25,
26,
40,
41,
43,
44,
46,
47,
49,
50,
52,
53,
28,
55,
71,
56,
58,
59,
61,
62,
64,
65,
67,
68,
29,
70,
31,
32,
34,
35,
37,
38,
91