mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-05-08 01:33:47 +02:00
443 lines
12 KiB
ObjectPascal
443 lines
12 KiB
ObjectPascal
{
|
|
$Id$
|
|
Copyright (c) 2003 by Florian Klaempfl
|
|
|
|
Contains the assembler object for the ARM
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
****************************************************************************
|
|
}
|
|
unit aasmcpu;
|
|
|
|
{$i fpcdefs.inc}
|
|
|
|
interface
|
|
|
|
uses
|
|
cclasses,aasmtai,
|
|
aasmbase,globals,verbose,
|
|
cpubase,cpuinfo,cgbase;
|
|
|
|
const
|
|
{ "mov reg,reg" source operand number }
|
|
O_MOV_SOURCE = 1;
|
|
{ "mov reg,reg" source operand number }
|
|
O_MOV_DEST = 0;
|
|
|
|
type
|
|
taicpu = class(taicpu_abstract)
|
|
oppostfix : TOpPostfix;
|
|
roundingmode : troundingmode;
|
|
procedure loadshifterop(opidx:longint;const so:tshifterop);
|
|
procedure loadregset(opidx:longint;const s:tcpuregisterset);
|
|
constructor op_none(op : tasmop);
|
|
|
|
constructor op_reg(op : tasmop;_op1 : tregister);
|
|
constructor op_const(op : tasmop;_op1 : longint);
|
|
|
|
constructor op_reg_reg(op : tasmop;_op1,_op2 : tregister);
|
|
constructor op_reg_ref(op : tasmop;_op1 : tregister;const _op2 : treference);
|
|
constructor op_reg_const(op:tasmop; _op1: tregister; _op2: aword);
|
|
|
|
constructor op_ref_regset(op:tasmop; _op1: treference; _op2: tcpuregisterset);
|
|
|
|
constructor op_reg_reg_reg(op : tasmop;_op1,_op2,_op3 : tregister);
|
|
constructor op_reg_reg_const(op : tasmop;_op1,_op2 : tregister; _op3: aword);
|
|
constructor op_reg_reg_sym_ofs(op : tasmop;_op1,_op2 : tregister; _op3: tasmsymbol;_op3ofs: longint);
|
|
constructor op_reg_reg_ref(op : tasmop;_op1,_op2 : tregister; const _op3: treference);
|
|
constructor op_reg_reg_shifterop(op : tasmop;_op1,_op2 : tregister;_op3 : tshifterop);
|
|
|
|
{ this is for Jmp instructions }
|
|
constructor op_cond_sym(op : tasmop;cond:TAsmCond;_op1 : tasmsymbol);
|
|
|
|
constructor op_sym(op : tasmop;_op1 : tasmsymbol);
|
|
constructor op_sym_ofs(op : tasmop;_op1 : tasmsymbol;_op1ofs:longint);
|
|
constructor op_reg_sym_ofs(op : tasmop;_op1 : tregister;_op2:tasmsymbol;_op2ofs : longint);
|
|
constructor op_sym_ofs_ref(op : tasmop;_op1 : tasmsymbol;_op1ofs:longint;const _op2 : treference);
|
|
|
|
function is_nop: boolean; override;
|
|
function is_reg_move:boolean; override;
|
|
|
|
{ register spilling code }
|
|
function spilling_decode_loadstore(op: tasmop; var counterpart: tasmop; var wasload: boolean): boolean;override;
|
|
function spilling_create_loadstore(op: tasmop; r:tregister; const ref:treference): tai;override;
|
|
function spilling_create_load(const ref:treference;r:tregister): tai;override;
|
|
function spilling_create_store(r:tregister; const ref:treference): tai;override;
|
|
|
|
end;
|
|
tai_align = class(tai_align_abstract)
|
|
{ nothing to add }
|
|
end;
|
|
|
|
function setoppostfix(i : taicpu;pf : toppostfix) : taicpu;
|
|
function setroundingmode(i : taicpu;rm : troundingmode) : taicpu;
|
|
function setcondition(i : taicpu;c : tasmcond) : taicpu;
|
|
|
|
procedure InitAsm;
|
|
procedure DoneAsm;
|
|
|
|
|
|
implementation
|
|
|
|
uses
|
|
cutils,rgobj;
|
|
|
|
|
|
procedure taicpu.loadshifterop(opidx:longint;const so:tshifterop);
|
|
begin
|
|
allocate_oper(opidx+1);
|
|
with oper[opidx]^ do
|
|
begin
|
|
if typ<>top_shifterop then
|
|
begin
|
|
clearop(opidx);
|
|
new(shifterop);
|
|
end;
|
|
shifterop^:=so;
|
|
typ:=top_shifterop;
|
|
end;
|
|
end;
|
|
|
|
|
|
procedure taicpu.loadregset(opidx:longint;const s:tcpuregisterset);
|
|
begin
|
|
allocate_oper(opidx+1);
|
|
with oper[opidx]^ do
|
|
begin
|
|
if typ<>top_regset then
|
|
clearop(opidx);
|
|
new(regset);
|
|
regset^:=s;
|
|
typ:=top_regset;
|
|
end;
|
|
end;
|
|
|
|
|
|
{*****************************************************************************
|
|
taicpu Constructors
|
|
*****************************************************************************}
|
|
|
|
constructor taicpu.op_none(op : tasmop);
|
|
begin
|
|
inherited create(op);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_reg(op : tasmop;_op1 : tregister);
|
|
begin
|
|
inherited create(op);
|
|
ops:=1;
|
|
loadreg(0,_op1);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_const(op : tasmop;_op1 : longint);
|
|
begin
|
|
inherited create(op);
|
|
ops:=1;
|
|
loadconst(0,aword(_op1));
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_reg_reg(op : tasmop;_op1,_op2 : tregister);
|
|
begin
|
|
inherited create(op);
|
|
ops:=2;
|
|
loadreg(0,_op1);
|
|
loadreg(1,_op2);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_reg_const(op:tasmop; _op1: tregister; _op2: aword);
|
|
begin
|
|
inherited create(op);
|
|
ops:=2;
|
|
loadreg(0,_op1);
|
|
loadconst(1,aword(_op2));
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_ref_regset(op:tasmop; _op1: treference; _op2: tcpuregisterset);
|
|
begin
|
|
inherited create(op);
|
|
ops:=2;
|
|
loadref(0,_op1);
|
|
loadregset(1,_op2);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_reg_ref(op : tasmop;_op1 : tregister;const _op2 : treference);
|
|
begin
|
|
inherited create(op);
|
|
ops:=2;
|
|
loadreg(0,_op1);
|
|
loadref(1,_op2);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_reg_reg_reg(op : tasmop;_op1,_op2,_op3 : tregister);
|
|
begin
|
|
inherited create(op);
|
|
ops:=3;
|
|
loadreg(0,_op1);
|
|
loadreg(1,_op2);
|
|
loadreg(2,_op3);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_reg_reg_const(op : tasmop;_op1,_op2 : tregister; _op3: aword);
|
|
begin
|
|
inherited create(op);
|
|
ops:=3;
|
|
loadreg(0,_op1);
|
|
loadreg(1,_op2);
|
|
loadconst(2,aword(_op3));
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_reg_reg_sym_ofs(op : tasmop;_op1,_op2 : tregister; _op3: tasmsymbol;_op3ofs: longint);
|
|
begin
|
|
inherited create(op);
|
|
ops:=3;
|
|
loadreg(0,_op1);
|
|
loadreg(1,_op2);
|
|
loadsymbol(0,_op3,_op3ofs);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_reg_reg_ref(op : tasmop;_op1,_op2 : tregister; const _op3: treference);
|
|
begin
|
|
inherited create(op);
|
|
ops:=3;
|
|
loadreg(0,_op1);
|
|
loadreg(1,_op2);
|
|
loadref(2,_op3);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_reg_reg_shifterop(op : tasmop;_op1,_op2 : tregister;_op3 : tshifterop);
|
|
begin
|
|
inherited create(op);
|
|
ops:=3;
|
|
loadreg(0,_op1);
|
|
loadreg(1,_op2);
|
|
loadshifterop(2,_op3);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_cond_sym(op : tasmop;cond:TAsmCond;_op1 : tasmsymbol);
|
|
begin
|
|
inherited create(op);
|
|
condition:=cond;
|
|
ops:=1;
|
|
loadsymbol(0,_op1,0);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_sym(op : tasmop;_op1 : tasmsymbol);
|
|
begin
|
|
inherited create(op);
|
|
ops:=1;
|
|
loadsymbol(0,_op1,0);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_sym_ofs(op : tasmop;_op1 : tasmsymbol;_op1ofs:longint);
|
|
begin
|
|
inherited create(op);
|
|
ops:=1;
|
|
loadsymbol(0,_op1,_op1ofs);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_reg_sym_ofs(op : tasmop;_op1 : tregister;_op2:tasmsymbol;_op2ofs : longint);
|
|
begin
|
|
inherited create(op);
|
|
ops:=2;
|
|
loadreg(0,_op1);
|
|
loadsymbol(1,_op2,_op2ofs);
|
|
end;
|
|
|
|
|
|
constructor taicpu.op_sym_ofs_ref(op : tasmop;_op1 : tasmsymbol;_op1ofs:longint;const _op2 : treference);
|
|
begin
|
|
inherited create(op);
|
|
ops:=2;
|
|
loadsymbol(0,_op1,_op1ofs);
|
|
loadref(1,_op2);
|
|
end;
|
|
|
|
|
|
{ ****************************** newra stuff *************************** }
|
|
|
|
function taicpu.is_nop: boolean;
|
|
begin
|
|
{ allow the register allocator to remove unnecessary moves }
|
|
result:=is_reg_move and (oper[0]^.reg=oper[1]^.reg);
|
|
end;
|
|
|
|
|
|
function taicpu.is_reg_move:boolean;
|
|
begin
|
|
result:=(opcode=A_MOV) and
|
|
(condition=C_None) and
|
|
(ops=2) and
|
|
(oper[0]^.typ=top_reg) and
|
|
(oper[1]^.typ=top_reg);
|
|
end;
|
|
|
|
|
|
function taicpu.spilling_decode_loadstore(op: tasmop; var counterpart: tasmop; var wasload: boolean): boolean;
|
|
begin
|
|
result := true;
|
|
wasload := true;
|
|
case op of
|
|
A_LDR:
|
|
begin
|
|
counterpart := A_STR;
|
|
end;
|
|
A_STR:
|
|
begin
|
|
wasload:=false;
|
|
counterpart := A_LDR;
|
|
end;
|
|
A_LDM:
|
|
internalerror(2003070602);
|
|
else
|
|
result := false;
|
|
end;
|
|
end;
|
|
|
|
|
|
function taicpu.spilling_create_loadstore(op: tasmop; r:tregister; const ref:treference): tai;
|
|
begin
|
|
result:=taicpu.op_reg_ref(opcode,r,ref);
|
|
end;
|
|
|
|
|
|
function taicpu.spilling_create_load(const ref:treference;r:tregister): tai;
|
|
begin
|
|
result:=taicpu.op_reg_ref(A_LDR,r,ref);
|
|
end;
|
|
|
|
|
|
function taicpu.spilling_create_store(r:tregister; const ref:treference): tai;
|
|
begin
|
|
result:=taicpu.op_reg_ref(A_STR,r,ref);
|
|
end;
|
|
|
|
|
|
procedure InitAsm;
|
|
begin
|
|
end;
|
|
|
|
|
|
procedure DoneAsm;
|
|
begin
|
|
end;
|
|
|
|
|
|
function setoppostfix(i : taicpu;pf : toppostfix) : taicpu;
|
|
begin
|
|
i.oppostfix:=pf;
|
|
result:=i;
|
|
end;
|
|
|
|
|
|
function setroundingmode(i : taicpu;rm : troundingmode) : taicpu;
|
|
begin
|
|
i.roundingmode:=rm;
|
|
result:=i;
|
|
end;
|
|
|
|
|
|
function setcondition(i : taicpu;c : tasmcond) : taicpu;
|
|
begin
|
|
i.condition:=c;
|
|
result:=i;
|
|
end;
|
|
|
|
|
|
end.
|
|
{
|
|
$Log$
|
|
Revision 1.18 2003-12-18 17:06:21 florian
|
|
* arm compiler compilation fixed
|
|
|
|
Revision 1.17 2003/12/03 17:39:05 florian
|
|
* fixed several arm calling conventions issues
|
|
* fixed reference reading in the assembler reader
|
|
* fixed a_loadaddr_ref_reg
|
|
|
|
Revision 1.16 2003/11/30 19:35:29 florian
|
|
* fixed several arm related problems
|
|
|
|
Revision 1.15 2003/11/29 17:36:56 peter
|
|
* fixed is_move
|
|
|
|
Revision 1.14 2003/11/24 15:17:37 florian
|
|
* changed some types to prevend range check errors
|
|
|
|
Revision 1.13 2003/11/02 14:30:03 florian
|
|
* fixed ARM for new reg. allocation scheme
|
|
|
|
Revision 1.12 2003/09/11 11:54:59 florian
|
|
* improved arm code generation
|
|
* move some protected and private field around
|
|
* the temp. register for register parameters/arguments are now released
|
|
before the move to the parameter register is done. This improves
|
|
the code in a lot of cases.
|
|
|
|
Revision 1.11 2003/09/06 11:21:49 florian
|
|
* fixed stm and ldm to be usable with preindex operand
|
|
|
|
Revision 1.10 2003/09/04 21:07:03 florian
|
|
* ARM compiler compiles again
|
|
|
|
Revision 1.9 2003/09/04 00:15:29 florian
|
|
* first bunch of adaptions of arm compiler for new register type
|
|
|
|
Revision 1.8 2003/09/03 11:18:37 florian
|
|
* fixed arm concatcopy
|
|
+ arm support in the common compiler sources added
|
|
* moved some generic cg code around
|
|
+ tfputype added
|
|
* ...
|
|
|
|
Revision 1.7 2003/08/29 21:36:28 florian
|
|
* fixed procedure entry/exit code
|
|
* started to fix reference handling
|
|
|
|
Revision 1.6 2003/08/28 00:05:29 florian
|
|
* today's arm patches
|
|
|
|
Revision 1.5 2003/08/27 00:27:56 florian
|
|
+ same procedure as very day: today's work on arm
|
|
|
|
Revision 1.4 2003/08/25 23:20:38 florian
|
|
+ started to implement FPU support for the ARM
|
|
* fixed a lot of other things
|
|
|
|
Revision 1.3 2003/08/24 12:27:26 florian
|
|
* continued to work on the arm port
|
|
|
|
Revision 1.2 2003/08/20 15:50:12 florian
|
|
* more arm stuff
|
|
|
|
Revision 1.1 2003/08/16 13:23:01 florian
|
|
* several arm related stuff fixed
|
|
}
|