mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-10-31 08:11:29 +01:00
118 lines
3.1 KiB
ObjectPascal
118 lines
3.1 KiB
ObjectPascal
{
|
|
Copyright (c) 1998-2008 by Florian Klaempfl
|
|
|
|
This unit implements the avr specific class for the register
|
|
allocator
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
****************************************************************************
|
|
}
|
|
|
|
unit rgcpu;
|
|
|
|
{$i fpcdefs.inc}
|
|
|
|
interface
|
|
|
|
uses
|
|
aasmbase,aasmtai,aasmdata,aasmcpu,
|
|
cgbase,cgutils,
|
|
cpubase,
|
|
rgobj;
|
|
|
|
type
|
|
trgcpu = class(trgobj)
|
|
procedure add_constraints(reg:tregister);override;
|
|
procedure do_spill_read(list:TAsmList;pos:tai;const spilltemp:treference;tempreg:tregister);override;
|
|
procedure do_spill_written(list:TAsmList;pos:tai;const spilltemp:treference;tempreg:tregister);override;
|
|
end;
|
|
|
|
trgintcpu = class(trgcpu)
|
|
procedure add_cpu_interferences(p : tai);override;
|
|
end;
|
|
|
|
implementation
|
|
|
|
uses
|
|
verbose, cutils,
|
|
cgobj,
|
|
procinfo;
|
|
|
|
|
|
procedure trgcpu.add_constraints(reg:tregister);
|
|
var
|
|
supreg,i : Tsuperregister;
|
|
begin
|
|
case getsubreg(reg) of
|
|
{ Let 64bit floats conflict with all odd float regs }
|
|
R_SUBFD:
|
|
begin
|
|
{
|
|
supreg:=getsupreg(reg);
|
|
i:=RS_F1;
|
|
while (i<=RS_F31) do
|
|
begin
|
|
add_edge(supreg,i);
|
|
inc(i,2);
|
|
end;
|
|
}
|
|
end;
|
|
{ Let 64bit ints conflict with all odd int regs }
|
|
R_SUBQ:
|
|
begin
|
|
supreg:=getsupreg(reg);
|
|
{
|
|
i:=RS_G1;
|
|
while (i<=RS_I7) do
|
|
begin
|
|
add_edge(supreg,i);
|
|
inc(i,2);
|
|
end;
|
|
}
|
|
end;
|
|
end;
|
|
end;
|
|
|
|
|
|
|
|
procedure trgcpu.do_spill_read(list:TAsmList;pos:tai;const spilltemp:treference;tempreg:tregister);
|
|
begin
|
|
inherited do_spill_read(list,pos,spilltemp,tempreg);
|
|
end;
|
|
|
|
|
|
procedure trgcpu.do_spill_written(list:TAsmList;pos:tai;const spilltemp:treference;tempreg:tregister);
|
|
begin
|
|
inherited do_spill_written(list,pos,spilltemp,tempreg);
|
|
end;
|
|
|
|
|
|
procedure trgintcpu.add_cpu_interferences(p : tai);
|
|
var
|
|
r : tregister;
|
|
begin
|
|
if p.typ=ait_instruction then
|
|
begin
|
|
case taicpu(p).opcode of
|
|
A_LD:
|
|
;
|
|
end;
|
|
end;
|
|
end;
|
|
|
|
|
|
end.
|