| .. |
|
a64att.inc
|
+ some opcodes added
|
2021-10-30 20:21:59 +02:00 |
|
a64atts.inc
|
+ some opcodes added
|
2021-10-30 20:21:59 +02:00 |
|
a64ins.dat
|
+ some opcodes added
|
2021-10-30 20:21:59 +02:00 |
|
a64nop.inc
|
|
|
|
a64op.inc
|
+ some opcodes added
|
2021-10-30 20:21:59 +02:00 |
|
a64reg.dat
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
a64tab.inc
|
|
|
|
aasmcpu.pas
|
+ Aarch64: AndCmpB.E/NE2Tbnz/Tbz optimization
|
2021-10-02 15:46:37 +02:00 |
|
agcpugas.pas
|
Use as-clang as idtxt for as_aarch64_clang_gas_info
|
2021-04-28 23:03:47 +00:00 |
|
aoptcpu.pas
|
* AArch64: TCpuAsmOptimizer.RegLoadedWithNewValue: check if p.ops=0
|
2021-11-01 11:46:19 +01:00 |
|
aoptcpub.pas
|
|
|
|
aoptcpud.pas
|
|
|
|
cgcpu.pas
|
* avoid to create a stack frame on aarch64 if possible
|
2021-11-02 22:23:24 +01:00 |
|
cpubase.pas
|
+ generate initial cfi for aarch64
|
2021-02-17 20:43:37 +00:00 |
|
cpuinfo.pas
|
* cleanup of 2.7.0 defines
|
2021-10-31 13:20:28 +01:00 |
|
cpunode.pas
|
|
|
|
cpupara.pas
|
* Initialize result out parameter by caling the constructor Init, not the method Reset.
|
2020-12-07 16:35:46 +00:00 |
|
cpupi.pas
|
|
|
|
cputarg.pas
|
+ FreeBSD/AArch64 support (patch by Mikaël Urankar, mantis #38441)
|
2021-04-10 07:57:28 +00:00 |
|
hlcgcpu.pas
|
* AArch64: fix storing a 32 bit value in the lower 32 bits of a 64 bit
|
2021-04-19 20:52:12 +00:00 |
|
itcpugas.pas
|
|
|
|
ncpuadd.pas
|
|
|
|
ncpucnv.pas
|
|
|
|
ncpucon.pas
|
|
|
|
ncpuflw.pas
|
|
|
|
ncpuinl.pas
|
+ Aarch64: directly inline code for frac(...)
|
2021-04-25 09:26:47 +00:00 |
|
ncpumat.pas
|
Avoid range/overflow error after commit #49290
|
2021-04-30 09:55:11 +00:00 |
|
ncpumem.pas
|
|
|
|
ncpuset.pas
|
|
|
|
ra64con.inc
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
ra64dwa.inc
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
ra64nor.inc
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
ra64num.inc
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
ra64rni.inc
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
ra64sri.inc
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
ra64sta.inc
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
ra64std.inc
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
ra64sup.inc
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
racpu.pas
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
racpugas.pas
|
+ added b.cc/b.cs support to AArch64 assembler reader (mantis #38485)
|
2021-02-24 15:40:22 +00:00 |
|
rgcpu.pas
|
* AArch64: fix spilling integer registers to stack offsets that cannot be
|
2021-04-14 20:56:32 +00:00 |
|
symcpu.pas
|
|
|
|
tripletcpu.pas
|
|
|
