fpc/compiler/mips/cpuinfo.pas
florian 4d86d25c6c * -O4 switch for optimizations which are correct but which might have unexpected effects
like field reordering (possible problems cracker classes) or using ebp as normal register (broken
      stack traces from dump_stack)
    + niln is also valid in a cse domain
    * parameters passed by reference shall have a complexity >1
    * load nodes from outer scopes shall have a complexity >1
    * better cse debugging
    + more node types added to cse
    * consider parameters passed by reference in cse
    * take care of cse in parameters in simple cases

git-svn-id: trunk@22050 -
2012-08-09 18:58:54 +00:00

82 lines
2.2 KiB
ObjectPascal

{
Copyright (c) 1998-2002 by the Free Pascal development team
Basic Processor information for the ARM
See the file COPYING.FPC, included in this distribution,
for details about the copyright.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
**********************************************************************}
Unit CPUInfo;
Interface
uses
globtype;
Type
bestreal = double;
ts32real = single;
ts64real = double;
ts80real = type double;
ts128real = type double;
ts64comp = comp;
pbestreal=^bestreal;
{ possible supported processors for this target }
tcputype =
(cpu_none,
cpu_mips32
);
tfputype =(fpu_none,fpu_soft,fpu_mips2,fpu_mips3);
Const
{# Size of native extended floating point type }
extended_size = 8;
{# Size of a multimedia register }
mmreg_size = 0;
{ target cpu string (used by compiler options) }
{$ifdef MIPSEL}
target_cpu_string = 'mipsel';
{$else MIPSEL}
target_cpu_string = 'mips';
{$endif MIPSEL}
{ calling conventions supported by the code generator }
supported_calling_conventions : tproccalloptions = [
pocall_internproc,
pocall_stdcall,
{ same as stdcall only different name mangling }
pocall_cdecl,
{ same as stdcall only different name mangling }
pocall_cppdecl
];
cputypestr : array[tcputype] of string[6] = ('',
'MIPS32'
);
fputypestr : array[tfputype] of string[9] = ('',
'SOFT',
'FPU_MIPS2','FPU_MIPS3'
);
{ Supported optimizations, only used for information }
supported_optimizerswitches = [cs_opt_regvar,cs_opt_loopunroll,cs_opt_nodecse,
cs_opt_reorder_fields,cs_opt_fastmath];
level1optimizerswitches = [];
level2optimizerswitches = level1optimizerswitches + [cs_opt_regvar,cs_opt_stackframe,cs_opt_nodecse];
level3optimizerswitches = level2optimizerswitches + [cs_opt_loopunroll];
level4optimizerswitches = genericlevel4optimizerswitches + level3optimizerswitches + [];
Implementation
end.