fpc/compiler/mips/rmipssri.inc
sergei c260879439 * MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
* cpubase.pas, std_regname: changed logic to lookup known names for special registers before resorting to default name, so that $fcc0..$fcc7 can be used as operands.

git-svn-id: trunk@27992 -
2014-06-17 23:15:34 +00:00

75 lines
337 B
SQL

{ don't edit, this file is generated from mipsreg.dat }
0,
5,
6,
7,
8,
2,
33,
34,
43,
44,
45,
46,
47,
48,
49,
50,
51,
52,
35,
53,
54,
55,
56,
57,
58,
59,
60,
61,
62,
36,
63,
64,
37,
38,
39,
40,
41,
42,
65,
66,
67,
68,
69,
70,
71,
72,
31,
29,
27,
28,
32,
17,
18,
19,
20,
21,
22,
23,
24,
30,
9,
10,
11,
12,
13,
14,
15,
16,
25,
26,
3,
4,
1