fpc/rtl/sparc/sparc.inc
pierre 8469741700 + Added additional addr pointer parameter to
get_caller_frame, get_caller_addr and dump_stack
  with default NIL value to systemh.inc.
  + Added new get_addr function.
  system.inc: Use get_addr and get_frame to call
  HandleErrorAddrFrame instead of HandleErrorFrame
  in several error functions.
  Modify dump_stack to use frame and addr parameters.
  Provide a dummy get_addr function returning nil.
  i386/i386.inc, x86_64./x86_64.inc: Provide real
  implementation of get_addr function.

git-svn-id: trunk@21697 -
2012-06-24 21:22:09 +00:00

563 lines
12 KiB
PHP

{
This file is part of the Free Pascal run time library.
Copyright (c) 2002-2004 by the Free Pascal development team.
Processor dependent implementation for the system unit for
Sparc
See the file COPYING.FPC, included in this distribution,
for details about the copyright.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
**********************************************************************}
{****************************************************************************
SPARC specific stuff
****************************************************************************}
function get_fsr : dword;assembler;nostackframe;[public, alias: 'FPC_GETFSR'];
var
fsr : dword;
asm
st %fsr,fsr
ld fsr,%o0
end;
procedure set_fsr(fsr : dword);assembler;[public, alias: 'FPC_SETFSR'];
var
_fsr : dword;
asm
// force memory location
st fsr,_fsr
ld _fsr,%fsr
end;
function get_got : pointer;assembler;nostackframe;[public, alias: 'FPC_GETGOT'];
asm
retl
add %o7,%l7,%l7
end;
{$define FPC_SYSTEM_HAS_SYSINITFPU}
Procedure SysInitFPU;{$ifdef SYSTEMINLINE}inline;{$endif}
begin
softfloat_exception_mask:=float_flag_underflow or float_flag_inexact or float_flag_denormal;
{ enable div by 0 and invalid operation fpu exceptions
round towards zero; ieee compliant arithmetics }
set_fsr((get_fsr and $3fbfffff) or $09000000);
end;
{$define FPC_SYSTEM_HAS_SYSRESETFPU}
Procedure SysResetFPU;{$ifdef SYSTEMINLINE}inline;{$endif}
begin
softfloat_exception_flags:=0;
end;
procedure fpc_cpuinit;
begin
SysResetFPU;
if not(IsLibrary) then
SysInitFPU;
end;
{$define FPC_SYSTEM_HAS_GET_FRAME}
function get_frame:pointer;assembler;nostackframe;
asm
mov %fp,%o0
end;
{$define FPC_SYSTEM_HAS_GET_CALLER_ADDR}
function get_caller_addr(framebp:pointer;addr:pointer=nil):pointer;assembler;nostackframe;
asm
{ framebp = %o0 }
subcc %o0,0,%o0
be .Lframezero
nop
{ flush register windows, so they are stored in the stack }
ta 3
ld [%o0+60],%o0
{ add 8 to skip jmpl and delay slot }
add %o0,8,%o0
.Lframezero:
end;
{$define FPC_SYSTEM_HAS_GET_CALLER_FRAME}
function get_caller_frame(framebp:pointer;addr:pointer=nil):pointer;assembler;nostackframe;
asm
{ framebp = %o0 }
subcc %o0,0,%o0
be .Lframezero
nop
{ flush register windows, so they are stored in the stack }
ta 3
ld [%o0+56],%o0
.Lframezero:
end;
{$define FPC_SYSTEM_HAS_SPTR}
function Sptr:Pointer;assembler;nostackframe;
asm
mov %sp,%o0
end;
{$ifndef FPC_SYSTEM_HAS_MOVE}
{$define FPC_SYSTEM_HAS_MOVE}
procedure Move(const source;var dest;count:longint);[public, alias: 'FPC_MOVE'];assembler;
{
Registers:
%l0 temp. to do copying
%l1 inc/decrement
%l2/l3/l4/l5 qword move
}
asm
// count < 0 ?
cmp %g0,%i2
bge .Lmoveexit
nop
// possible overlap?
cmp %i0,%i1
bcc .Lnopossibleoverlap
nop
// source < dest ....
add %i0,%i2,%l0
// overlap?
cmp %l0,%i1
// source+count < dest ?
bcs .Lnopossibleoverlap
nop
.Lcopybackward:
// check alignment of source and dest
or %i0,%i1,%l0
// move src and dest to the end of the blocks
// assuming 16 byte block size
sub %i2,1,%l1
add %i0,%l1,%i0
add %i1,%l1,%i1
{
// everything 16 byte aligned ?
andcc %l0,15,%l0
be .Lmovetwordwise
// load direction in delay slot
mov -16,%l1
// adjust according to block size
add %i0,8,%i0
add %i1,8,%i1
andcc %l0,7,%l0
be .Lmoveqwordwise
mov -8,%l1
// adjust according to block size
add %i0,4,%i0
add %i1,4,%i1
andcc %l0,3,%l0
be .Lmovedwordwise
mov -4,%l1
// adjust according to block size
add %i0,2,%i0
add %i1,2,%i1
andcc %l0,1,%l0
be .Lmovewordwise
mov -2,%l1
// adjust according to block size
add %i0,1,%i0
add %i1,1,%i1
}
ba .Lmovebytewise
mov -1,%l1
.Lnopossibleoverlap:
// check alignment of source and dest
or %i0,%i1,%l0
// everything 16 byte aligned ?
andcc %l0,15,%l0
be .Lmovetwordwise
// load direction in delay slot
mov 16,%l1
andcc %l0,7,%l0
be .Lmoveqwordwise
mov 8,%l1
andcc %l0,3,%l0
be .Lmovedwordwise
mov 4,%l1
andcc %l0,1,%l0
be .Lmovewordwise
mov 2,%l1
ba .Lmovebytewise
mov 1,%l1
.Lmovetwordwise:
srl %i2,4,%l6
cmp %g0,%l6
sll %l6,4,%l7
be .Lmoveqwordwise_shift
nop
.Lmovetwordwise_loop:
ld [%i0],%l2
ld [%i0+4],%l3
subcc %l6,1,%l6
ld [%i0+8],%l4
ld [%i0+12],%l5
add %i0,%l1,%i0
st %l2,[%i1]
st %l3,[%i1+4]
st %l4,[%i1+8]
st %l5,[%i1+12]
add %i1,%l1,%i1
bne .Lmovetwordwise_loop
nop
subcc %i2,%l7,%i2
be .Lmoveexit
nop
.Lmoveqwordwise_shift:
sra %l1,1,%l1
.Lmoveqwordwise:
srl %i2,3,%l6
cmp %g0,%l6
sll %l6,3,%l7
be .Lmovedwordwise_shift
nop
.Lmoveqwordwise_loop:
ld [%i0],%l2
ld [%i0+4],%l3
subcc %l6,1,%l6
add %i0,%l1,%i0
st %l2,[%i1]
st %l3,[%i1+4]
add %i1,%l1,%i1
bne .Lmoveqwordwise_loop
nop
subcc %i2,%l7,%i2
be .Lmoveexit
nop
.Lmovedwordwise_shift:
sra %l1,1,%l1
.Lmovedwordwise:
srl %i2,2,%l6
cmp %g0,%l6
sll %l6,2,%l7
be .Lmovewordwise_shift
nop
.Lmovedwordwise_loop:
ld [%i0],%l0
subcc %l6,1,%l6
add %i0,%l1,%i0
st %l0,[%i1]
add %i1,%l1,%i1
bne .Lmovedwordwise_loop
nop
subcc %i2,%l7,%i2
be .Lmoveexit
nop
.Lmovewordwise_shift:
sra %l1,1,%l1
.Lmovewordwise:
srl %i2,1,%l6
cmp %g0,%l6
sll %l6,1,%l7
be .Lmovebytewise_shift
nop
.Lmovewordwise_loop:
lduh [%i0],%l0
subcc %l6,1,%l6
add %i0,%l1,%i0
sth %l0,[%i1]
add %i1,%l1,%i1
bne .Lmovewordwise_loop
nop
subcc %i2,%l7,%i2
be .Lmoveexit
nop
.Lmovebytewise_shift:
sra %l1,1,%l1
.Lmovebytewise:
cmp %g0,%i2
be .Lmoveexit
nop
ldub [%i0],%l0
subcc %i2,1,%i2
add %i0,%l1,%i0
stb %l0,[%i1]
add %i1,%l1,%i1
bne .Lmovebytewise
nop
.Lmoveexit:
end;
{$endif FPC_SYSTEM_HAS_MOVE}
{****************************************************************************
Integer math
****************************************************************************}
{$define FPC_SYSTEM_HAS_ABS_LONGINT}
function abs(l:longint):longint; assembler;{$ifdef SYSTEMINLINE}inline;{$endif}nostackframe;
asm
sra %o0,31,%g1
add %o0,%g1,%o0
xor %o0,%g1,%o0
end;
var
fpc_system_lock : byte;export name 'fpc_system_lock';
{$define FPC_SYSTEM_HAS_DECLOCKED_LONGINT}
function declocked(var l : longint) : boolean;assembler;nostackframe;
asm
{ usually, we shouldn't lock here so saving the stack frame for these extra intructions is
worse the effort, especially while waiting :)
}
.Ldeclocked1:
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
ldstub [%g1],%g1
cmp %g1,0
bne .Ldeclocked1
nop
ld [%o0],%g1
sub %g1,1,%g1
st %g1,[%o0]
subcc %g1,1,%g0
addx %g0,%g0,%o0
{ unlock }
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
stb %g0,[%g1]
end;
{$define FPC_SYSTEM_HAS_INCLOCKED_LONGINT}
procedure inclocked(var l : longint);assembler;nostackframe;
asm
{ usually, we shouldn't lock here so saving the stack frame for these extra intructions is
worse the effort, especially while waiting :)
}
.Linclocked1:
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
ldstub [%g1],%g1
cmp %g1,0
bne .Linclocked1
nop
ld [%o0],%g1
add %g1,1,%g1
st %g1,[%o0]
{ unlock }
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
stb %g0,[%g1]
end;
function InterLockedDecrement (var Target: longint) : longint; assembler; nostackframe;
asm
{ usually, we shouldn't lock here so saving the stack frame for these extra intructions is
worse the effort, especially while waiting :)
}
.LInterLockedDecrement1:
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
ldstub [%g1],%g1
cmp %g1,0
bne .LInterLockedDecrement1
nop
ld [%o0],%g1
sub %g1,1,%g1
st %g1,[%o0]
mov %g1,%o0
{ unlock }
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
stb %g0,[%g1]
end;
function InterLockedIncrement (var Target: longint) : longint; assembler; nostackframe;
asm
{ usually, we shouldn't lock here so saving the stack frame for these extra intructions is
worse the effort, especially while waiting :)
}
.LInterLockedIncrement1:
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
ldstub [%g1],%g1
cmp %g1,0
bne .LInterLockedIncrement1
nop
ld [%o0],%g1
add %g1,1,%g1
st %g1,[%o0]
mov %g1,%o0
{ unlock }
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
stb %g0,[%g1]
end;
function InterLockedExchange (var Target: longint;Source : longint) : longint; assembler; nostackframe;
asm
{ usually, we shouldn't lock here so saving the stack frame for these extra intructions is
worse the effort, especially while waiting :)
}
.LInterLockedExchange1:
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
ldstub [%g1],%g1
cmp %g1,0
bne .LInterLockedExchange1
nop
ld [%o0],%g1
st %o1,[%o0]
mov %g1,%o0
{ unlock }
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
stb %g0,[%g1]
end;
function InterLockedExchangeAdd (var Target: longint;Source : longint) : longint; assembler; nostackframe;
asm
{ usually, we shouldn't lock here so saving the stack frame for these extra intructions is
worse the effort, especially while waiting :)
}
.LInterLockedExchangeAdd1:
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
ldstub [%g1],%g1
cmp %g1,0
bne .LInterLockedExchangeAdd1
nop
ld [%o0],%g1
add %g1,%o1,%o1
st %o1,[%o0]
mov %g1,%o0
{ unlock }
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
stb %g0,[%g1]
end;
function InterlockedCompareExchange(var Target: longint; NewValue: longint; Comperand: longint): longint; assembler; nostackframe;
asm
{ usually, we shouldn't lock here so saving the stack frame for these extra intructions is
worse the effort, especially while waiting :)
}
{ input: address of target in o0, newvalue in o1, comparand in o2 }
{ output: value stored in target before entry of the function }
{ side-effect: NewValue stored in target if (target = comparand) }
.LInterlockedCompareExchange1:
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
ldstub [%g1],%g1
cmp %g1,0
bne .LInterlockedCompareExchange1
nop
ld [%o0],%g1
cmp %g1,%o2
bne .LInterlockedCompareExchange2
nop
st %o1,[%o0]
.LInterlockedCompareExchange2:
mov %g1,%o0
{ unlock }
sethi %hi(fpc_system_lock), %g1
or %g1,%lo(fpc_system_lock), %g1
stb %g0,[%g1]
end;
{$ifndef FPC_SYSTEM_HAS_MEM_BARRIER}
{$define FPC_SYSTEM_HAS_MEM_BARRIER}
const
LoadLoad = $01;
StoreLoad = $02;
LoadStore = $04;
StoreStore = $08;
LookAside = $10;
MemIssue = $20;
Sync = $40;
procedure ReadBarrier;assembler;nostackframe;{$ifdef SYSTEMINLINE}inline;{$endif}
asm
{$ifdef FPC_HAS_MEMBAR}
ba,pt .L1
membar LoadLoad
.L1:
{$endif}
end;
procedure ReadDependencyBarrier;{$ifdef SYSTEMINLINE}inline;{$endif}
begin
{ reads imply barrier on earlier reads depended on }
end;
procedure ReadWriteBarrier;assembler;nostackframe;{$ifdef SYSTEMINLINE}inline;{$endif}
asm
{$ifdef FPC_HAS_MEMBAR}
ba,pt .L1
membar LoadLoad + LoadStore + StoreLoad + StoreStore
.L1:
{$endif}
end;
procedure WriteBarrier;assembler;nostackframe;{$ifdef SYSTEMINLINE}inline;{$endif}
asm
{$ifdef FPC_HAS_MEMBAR}
ba,pt .L1
stbar
.L1:
{$endif}
end;
{$endif}