paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-14 22:59:29 +02:00
Code Issues Packages Projects Releases Wiki Activity

+ very basic tcgjvm (basically only implements the register allocator

Browse Source 
initialisation in addition to what tcg already supports)

git-svn-id: branches/jvmbackend@18305 -
This commit is contained in:
Jonas Maebe 2011-08-20 07:37:04 +00:00
parent fe99c93619
commit 05b919b821
2 changed files with 100 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.gitattributes vendored
View File

@ -207,6 +207,7 @@ compiler/ia64/ia64reg.dat svneol=native#text/plain
compiler/impdef.pas svneol=native#text/plain
compiler/import.pas svneol=native#text/plain
compiler/jvm/aasmcpu.pas svneol=native#text/plain
compiler/jvm/cgcpu.pas svneol=native#text/plain
compiler/jvm/cpubase.pas svneol=native#text/plain
compiler/jvm/cpuinfo.pas svneol=native#text/plain
compiler/jvm/jvmreg.dat svneol=native#text/plain

99
compiler/jvm/cgcpu.pas Normal file
View File

@ -0,0 +1,99 @@
{
Copyright (c) 2010 by Jonas Maebe
This unit implements the code generator for the Java VM
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
****************************************************************************
}
unit cgcpu;
{$i fpcdefs.inc}
interface
uses
globtype,parabase,
cgbase,cgutils,cgobj,
aasmbase,aasmtai,aasmdata,aasmcpu,
cpubase,cpuinfo,
node,symconst,SymType,symdef,
rgcpu;
type
TCgJvm=class(tcg)
public
procedure init_register_allocators;override;
procedure done_register_allocators;override;
function getfpuregister(list:TAsmList;size:Tcgsize):Tregister;override;
end;
procedure create_codegen;
implementation
uses
globals,verbose,systems,cutils,
paramgr,fmodule,
tgobj,
procinfo,cpupi;
{****************************************************************************
Assembler code
****************************************************************************}
procedure tcgjvm.init_register_allocators;
begin
inherited init_register_allocators;
{$ifndef cpu64bitaddr}
rg[R_INTREGISTER]:=Trgcpu.create(R_INTREGISTER,R_SUBD,
[RS_R0],first_int_imreg,[]);
{$else not cpu64bitaddr}
rg[R_INTREGISTER]:=Trgcpu.create(R_INTREGISTER,R_SUBQ,
[RS_R0],first_int_imreg,[]);
{$endif not cpu64bitaddr}
rg[R_FPUREGISTER]:=trgcpu.create(R_FPUREGISTER,R_SUBFD,
[RS_R0],first_fpu_imreg,[]);
rg[R_MMREGISTER]:=trgcpu.create(R_MMREGISTER,R_SUBNONE,
[RS_R0],first_mm_imreg,[]);
end;
procedure tcgjvm.done_register_allocators;
begin
rg[R_INTREGISTER].free;
rg[R_FPUREGISTER].free;
rg[R_MMREGISTER].free;
inherited done_register_allocators;
end;
function tcgjvm.getfpuregister(list:TAsmList;size:Tcgsize):Tregister;
begin
if size=OS_F64 then
result:=rg[R_FPUREGISTER].getregister(list,R_SUBFD)
else
result:=rg[R_FPUREGISTER].getregister(list,R_SUBFS);
end;
procedure create_codegen;
begin
cg:=tcgjvm.Create;
end;
end.