paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-10-24 16:05:57 +02:00
Code Issues Packages Projects Releases Wiki Activity

+ SPARC: support optimized 32x32 to 64 bit multiplications.

Browse Source 
git-svn-id: trunk@26331 -
This commit is contained in:
sergei 2013-12-30 23:40:47 +00:00
parent 4168388235
commit 471d0a5164
1 changed files with 33 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
compiler/sparc/ncpuadd.pas
View File

@ -40,6 +40,9 @@ interface
procedure second_cmpsmallset;override; procedure second_cmpsmallset;override;
procedure second_cmp64bit;override; procedure second_cmp64bit;override;
procedure second_cmpordinal;override; procedure second_cmpordinal;override;
procedure second_addordinal;override;
public
function use_generic_mul32to64: boolean; override;
end; end;
implementation implementation
@ -402,6 +405,36 @@ interface
location.resflags:=getresflags(unsigned); location.resflags:=getresflags(unsigned);
end; end;
const
multops: array[boolean] of TAsmOp = (A_SMUL, A_UMUL);
procedure tsparcaddnode.second_addordinal;
var
unsigned: boolean;
begin
unsigned:=not(is_signed(left.resultdef)) or
not(is_signed(right.resultdef));
if (nodetype=muln) and is_64bit(resultdef) then
begin
pass_left_right;
force_reg_left_right(true,false);
location_reset(location,LOC_REGISTER,def_cgsize(resultdef));
location.register64.reglo:=cg.getintregister(current_asmdata.CurrAsmList,OS_INT);
location.register64.reghi:=cg.getintregister(current_asmdata.CurrAsmList,OS_INT);
current_asmdata.CurrAsmList.Concat(taicpu.op_reg_reg_reg(multops[unsigned],left.location.register,right.location.register,location.register64.reglo));
current_asmdata.CurrAsmList.Concat(taicpu.op_reg_reg(A_MOV,NR_Y,location.register64.reghi));
end
else
inherited second_addordinal;
end;
function tsparcaddnode.use_generic_mul32to64: boolean;
begin
result:=false;
end;
begin begin
caddnode:=tsparcaddnode; caddnode:=tsparcaddnode;
end. end.