paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-27 21:30:23 +02:00
Code Issues Packages Projects Releases Wiki Activity

* more mmx/sse register spilling fixes:

Browse Source 
* operand read/write info for movaps and movapd
    * use "movapd reg,reg" instead of "movaps reg,reg" if appropriate
      so the spilling code can spill the correct size to memory
    * replace movaps/movapd with movss/movsd when spilling to memory
      instead of movq

git-svn-id: trunk@4612 -
This commit is contained in:
Jonas Maebe 2006-09-12 11:07:45 +00:00
parent 7528a28287
commit 51259b697b
6 changed files with 19 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/i386/i386prop.inc
View File

@ -423,7 +423,7 @@
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_ROp1, Ch_WOp2, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
@ -540,7 +540,7 @@
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_ROp1, Ch_WOp2, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),
(Ch: (Ch_All, Ch_None, Ch_None)), (Ch: (Ch_All, Ch_None, Ch_None)),

2
compiler/i386/i386tab.inc
View File

@ -8852,7 +8852,7 @@
opcode : A_CVTSI2SD; opcode : A_CVTSI2SD;
ops : 2; ops : 2;
optypes : (ot_xmmreg,ot_memory,ot_none); optypes : (ot_xmmreg,ot_memory,ot_none);
code : #193#1#242#211#2#15#42#72; code : #193#1#242#209#2#15#42#72;
flags : if_willamette or if_sse2 flags : if_willamette or if_sse2
), ),
( (

3
compiler/x86/aasmcpu.pas
View File

@ -2351,7 +2351,8 @@ implementation
(oper[1]^.typ=top_reg) and (oper[1]^.typ=top_reg) and
(oper[0]^.reg=oper[1]^.reg) (oper[0]^.reg=oper[1]^.reg)
) or ) or
(((opcode=A_MOVSS) or (opcode=A_MOVSD) or (opcode=A_MOVQ)) and (((opcode=A_MOVSS) or (opcode=A_MOVSD) or (opcode=A_MOVQ) or
(opcode=A_MOVAPS) or (OPCODE=A_MOVAPD)) and
(regtype = R_MMREGISTER) and (regtype = R_MMREGISTER) and
(ops=2) and (ops=2) and
(oper[0]^.typ=top_reg) and (oper[0]^.typ=top_reg) and

10
compiler/x86/cgx86.pas
View File

@ -898,7 +898,15 @@ unit cgx86;
if shuffle=nil then if shuffle=nil then
begin begin
if fromsize=tosize then if fromsize=tosize then
instr:=taicpu.op_reg_reg(A_MOVAPS,S_NO,reg1,reg2) { needs correct size in case of spilling }
case fromsize of
OS_F32:
instr:=taicpu.op_reg_reg(A_MOVAPS,S_NO,reg1,reg2);
OS_F64:
instr:=taicpu.op_reg_reg(A_MOVAPD,S_NO,reg1,reg2);
else
internalerror(2006091201);
end
else else
internalerror(200312202); internalerror(200312202);
end end

4
compiler/x86/rgx86.pas
View File

@ -223,7 +223,9 @@ implementation
{ memory locations aren't guaranteed to be aligned } { memory locations aren't guaranteed to be aligned }
case opcode of case opcode of
A_MOVAPS: A_MOVAPS:
opcode:=A_MOVQ; opcode:=A_MOVSS;
A_MOVAPD:
opcode:=A_MOVSD;
end; end;
result:=true; result:=true;
end; end;

4
compiler/x86/x86ins.dat
View File

@ -2343,7 +2343,7 @@ xmmreg,mem \301\333\2\x0F\x5D\110 KATMAI,SSE
xmmreg,xmmreg \333\2\x0F\x5D\110 KATMAI,SSE xmmreg,xmmreg \333\2\x0F\x5D\110 KATMAI,SSE
[MOVAPS] [MOVAPS]
(Ch_All, Ch_None, Ch_None) (Ch_ROp1, Ch_WOp2, Ch_None)
xmmreg,mem \301\2\x0F\x28\110 KATMAI,SSE xmmreg,mem \301\2\x0F\x28\110 KATMAI,SSE
mem,xmmreg \300\2\x0F\x29\101 KATMAI,SSE mem,xmmreg \300\2\x0F\x29\101 KATMAI,SSE
xmmreg,xmmreg \2\x0F\x28\110 KATMAI,SSE xmmreg,xmmreg \2\x0F\x28\110 KATMAI,SSE
@ -2971,7 +2971,7 @@ xmmreg,xmmreg \3\xF2\x0F\x5D\110 WILLAMETTE,SSE2
xmmreg,mem \301\1\xF2\323\2\x0F\x5D\110 WILLAMETTE,SSE2 xmmreg,mem \301\1\xF2\323\2\x0F\x5D\110 WILLAMETTE,SSE2
[MOVAPD] [MOVAPD]
(Ch_All, Ch_None, Ch_None) (Ch_ROp1, Ch_WOp2, Ch_None)
xmmreg,xmmreg \3\x66\x0F\x28\110 WILLAMETTE,SSE2 xmmreg,xmmreg \3\x66\x0F\x28\110 WILLAMETTE,SSE2
xmmreg,xmmreg \3\x66\x0F\x29\110 WILLAMETTE,SSE2 xmmreg,xmmreg \3\x66\x0F\x29\110 WILLAMETTE,SSE2
mem,xmmreg \300\1\x66\323\2\x0F\x29\101 WILLAMETTE,SSE2,SM mem,xmmreg \300\1\x66\323\2\x0F\x29\101 WILLAMETTE,SSE2,SM