paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-08 04:48:07 +02:00
Code Issues Packages Projects Releases Wiki Activity

+ implement prefetch intrinsic for aarch64

Browse Source 
git-svn-id: trunk@47526 -
This commit is contained in:
florian 2020-11-22 10:27:06 +00:00
parent 9c7cb3dbd7
commit 76406dbc36
2 changed files with 42 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
compiler/aarch64/aasmcpu.pas
View File

@ -188,6 +188,8 @@ uses
constructor op_reg_reg_reg_shifterop(op : tasmop;_op1,_op2,_op3 : tregister; const _op4 : tshifterop);
constructor op_reg_reg_reg_cond(op : tasmop;_op1,_op2,_op3 : tregister; const _op4: tasmcond);
constructor op_const_ref(op:tasmop; _op1: aint; _op2: treference);
{ this is for Jmp instructions }
constructor op_cond_sym(op : tasmop;cond:TAsmCond;_op1 : tasmsymbol);
@ -544,6 +546,15 @@ implementation
end;
constructor taicpu.op_const_ref(op : tasmop; _op1 : aint; _op2 : treference);
begin
inherited create(op);
ops:=2;
loadconst(0,_op1);
loadref(1,_op2);
end;
constructor taicpu.op_cond_sym(op : tasmop;cond:TAsmCond;_op1 : tasmsymbol);
begin
inherited create(op);
@ -552,6 +563,7 @@ implementation
loadsymbol(0,_op1,0);
end;
constructor taicpu.op_regset_reg_ref(op: tasmop; basereg: tregister; nregs: byte; const ref: treference);
begin
inherited create(op);

31
compiler/aarch64/ncpuinl.pas
View File

@ -44,6 +44,7 @@ interface
procedure second_trunc_real; override;
procedure second_get_frame; override;
procedure second_fma; override;
procedure second_prefetch; override;
private
procedure load_fpu_location;
end;
@ -55,7 +56,7 @@ implementation
globtype,verbose,globals,
cpuinfo, defutil,symdef,aasmdata,aasmcpu,
cgbase,cgutils,pass_1,pass_2,
ncal,
ncal,nutils,
cpubase,ncgutil,cgobj,cgcpu, hlcgobj;
{*****************************************************************************
@ -272,6 +273,34 @@ implementation
end;
procedure taarch64inlinenode.second_prefetch;
var
ref : treference;
r : tregister;
checkpointer_used : boolean;
begin
{ do not call Checkpointer for left node }
checkpointer_used:=(cs_checkpointer in current_settings.localswitches);
if checkpointer_used then
node_change_local_switch(left,cs_checkpointer,false);
secondpass(left);
if checkpointer_used then
node_change_local_switch(left,cs_checkpointer,false);
case left.location.loc of
LOC_CREFERENCE,
LOC_REFERENCE:
begin
r:=cg.getintregister(current_asmdata.CurrAsmList,OS_ADDR);
cg.a_loadaddr_ref_reg(current_asmdata.CurrAsmList,left.location.reference,r);
reference_reset_base(ref,r,0,location.reference.temppos,left.location.reference.alignment,location.reference.volatility);
current_asmdata.CurrAsmList.concat(taicpu.op_const_ref(A_PRFM,0,ref));
end;
else
{ nothing to prefetch };
end;
end;
begin
cinlinenode:=taarch64inlinenode;
end.