mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-08-15 06:49:13 +02:00
Little cleanup after r26669, no functional changes
git-svn-id: trunk@26670 -
This commit is contained in:
parent
80d2ee8ad0
commit
a72a3f4e01
@ -438,8 +438,7 @@ implementation
|
|||||||
|
|
||||||
function tarmshlshrnode.first_shlshr64bitint: tnode;
|
function tarmshlshrnode.first_shlshr64bitint: tnode;
|
||||||
begin
|
begin
|
||||||
if GenerateThumbCode or GenerateThumb2Code then//or
|
if GenerateThumbCode or GenerateThumb2Code then
|
||||||
// (right.nodetype <> ordconstn) then
|
|
||||||
result:=inherited
|
result:=inherited
|
||||||
else
|
else
|
||||||
result := nil;
|
result := nil;
|
||||||
@ -448,7 +447,6 @@ implementation
|
|||||||
procedure tarmshlshrnode.second_64bit;
|
procedure tarmshlshrnode.second_64bit;
|
||||||
var
|
var
|
||||||
v : TConstExprInt;
|
v : TConstExprInt;
|
||||||
l1,l2,l3:Tasmlabel;
|
|
||||||
so: tshifterop;
|
so: tshifterop;
|
||||||
lreg, resreg: TRegister64;
|
lreg, resreg: TRegister64;
|
||||||
|
|
||||||
@ -535,7 +533,6 @@ implementation
|
|||||||
location.register64.reghi:=cg.getintregister(current_asmdata.CurrAsmList,OS_INT);
|
location.register64.reghi:=cg.getintregister(current_asmdata.CurrAsmList,OS_INT);
|
||||||
location.register64.reglo:=cg.getintregister(current_asmdata.CurrAsmList,OS_INT);
|
location.register64.reglo:=cg.getintregister(current_asmdata.CurrAsmList,OS_INT);
|
||||||
|
|
||||||
|
|
||||||
{ load left operator in a register }
|
{ load left operator in a register }
|
||||||
if not(left.location.loc in [LOC_CREGISTER,LOC_REGISTER]) or
|
if not(left.location.loc in [LOC_CREGISTER,LOC_REGISTER]) or
|
||||||
(left.location.size<>OS_64) then
|
(left.location.size<>OS_64) then
|
||||||
|
Loading…
Reference in New Issue
Block a user