mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-04-06 03:28:04 +02:00
* support arbitrary record regvars on AArch64: it has fairly complete support
for inserting/extracting bitfields (although the compiler doesn't use those instructions yet in all possible cases, it seems) git-svn-id: trunk@49313 -
This commit is contained in:
parent
5ca1e37fb6
commit
cc5814dac1
@ -1861,7 +1861,7 @@ implementation
|
||||
(varregable <> vr_none)) or
|
||||
(not refpara and
|
||||
not(varregable in [vr_none,vr_addr])))
|
||||
{$if not defined(powerpc) and not defined(powerpc64)}
|
||||
{$if not defined(powerpc) and not defined(powerpc64) and not defined(aarch64)}
|
||||
and ((vardef.typ <> recorddef) or
|
||||
(varregable = vr_addr) or
|
||||
tabstractrecordsymtable(tabstractrecorddef(vardef).symtable).has_single_field(tempdef) or
|
||||
|
Loading…
Reference in New Issue
Block a user