paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-09-07 10:50:16 +02:00
Code Issues Packages Projects Releases Wiki Activity

+ RiscV: rv32gcb

Browse Source
This commit is contained in:
florian 2025-02-22 21:56:46 +01:00
parent 665b019ef3
commit da6c0e919b
2 changed files with 8 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/riscv/agrvgas.pas
View File

@ -233,8 +233,8 @@ unit agrvgas;
const const
arch_str: array[boolean,tcputype] of string[18] = ( arch_str: array[boolean,tcputype] of string[18] = (
{$ifdef RISCV32} {$ifdef RISCV32}
('','rv32imac','rv32ima','rv32im','rv32i','rv32e','rv32imc','rv32imafdc','rv32imafd','rv32ec','rv32gc'), ('','rv32imac','rv32ima','rv32im','rv32i','rv32e','rv32imc','rv32imafdc','rv32imafd','rv32ec','rv32gc','rv32gc_zba_zbb_zbs'),
('','rv32imafdc','rv32imafd','rv32imfd','rv32ifd','rv32efd','rv32imcfd','rv32imafdc','rv32imafd','rv32ecfd','rv32gc') ('','rv32imafdc','rv32imafd','rv32imfd','rv32ifd','rv32efd','rv32imcfd','rv32imafdc','rv32imafd','rv32ecfd','rv32gc','rv32gc_zba_zbb_zbs')
{$endif RISCV32} {$endif RISCV32}
{$ifdef RISCV64} {$ifdef RISCV64}
('','rv64imac','rv64ima','rv64im','rv64i','rv64imafdc','rv64imafd','rv64gc','rv64gc_zba_zbb_zbs'), ('','rv64imac','rv64ima','rv64im','rv64i','rv64imafdc','rv64imafd','rv64gc','rv64gc_zba_zbb_zbs'),

9
compiler/riscv32/cpuinfo.pas
View File

@ -44,7 +44,8 @@ Type
cpu_rv32imafdc, cpu_rv32imafdc,
cpu_rv32imafd, cpu_rv32imafd,
cpu_rv32ec, cpu_rv32ec,
cpu_rv32gc cpu_rv32gc,
cpu_rv32gcb
); );
tfputype = tfputype =
@ -178,7 +179,8 @@ Const
'RV32IMAFDC', 'RV32IMAFDC',
'RV32IMAFD', 'RV32IMAFD',
'RV32EC', 'RV32EC',
'RV32GC' 'RV32GC',
'RV32GCB'
); );
fputypestr : array[tfputype] of string[8] = ( fputypestr : array[tfputype] of string[8] = (
@ -241,7 +243,8 @@ Const
{ cpu_rv32imafdc} [CPURV_HAS_MUL,CPURV_HAS_ATOMIC,CPURV_HAS_COMPACT,CPURV_HAS_F,CPURV_HAS_D], { cpu_rv32imafdc} [CPURV_HAS_MUL,CPURV_HAS_ATOMIC,CPURV_HAS_COMPACT,CPURV_HAS_F,CPURV_HAS_D],
{ cpu_rv32imafd } [CPURV_HAS_MUL,CPURV_HAS_ATOMIC,CPURV_HAS_F,CPURV_HAS_D], { cpu_rv32imafd } [CPURV_HAS_MUL,CPURV_HAS_ATOMIC,CPURV_HAS_F,CPURV_HAS_D],
{ cpu_rv32ec } [CPURV_HAS_16REGISTERS,CPURV_HAS_COMPACT], { cpu_rv32ec } [CPURV_HAS_16REGISTERS,CPURV_HAS_COMPACT],
{ cpu_rv32gc } [CPURV_HAS_MUL,CPURV_HAS_ATOMIC,CPURV_HAS_COMPACT,CPURV_HAS_F,CPURV_HAS_D] { cpu_rv32gc } [CPURV_HAS_MUL,CPURV_HAS_ATOMIC,CPURV_HAS_COMPACT,CPURV_HAS_F,CPURV_HAS_D],
{ cpu_rv32gc } [CPURV_HAS_MUL,CPURV_HAS_ATOMIC,CPURV_HAS_COMPACT,CPURV_HAS_F,CPURV_HAS_D,CPURV_HAS_ZBA,CPURV_HAS_ZBB,CPURV_HAS_ZBS]
); );
Implementation Implementation