paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-12 07:26:24 +02:00
Code Issues Packages Projects Releases Wiki Activity

Add missing size postfix to VNEG VFP instruction.

Browse Source 
git-svn-id: branches/laksen/armiw@29436 -
This commit is contained in:
Jeppe Johansen 2015-01-11 13:40:35 +00:00
parent 2ac11e4b82
commit db401f0371
1 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
compiler/arm/narmmat.pas
View File

@ -411,6 +411,7 @@ implementation
procedure tarmunaryminusnode.second_float; procedure tarmunaryminusnode.second_float;
var var
op: tasmop; op: tasmop;
pf: TOpPostfix;
begin begin
secondpass(left); secondpass(left);
case current_settings.fputype of case current_settings.fputype of
@ -432,8 +433,14 @@ implementation
location:=left.location; location:=left.location;
if (left.location.loc=LOC_CMMREGISTER) then if (left.location.loc=LOC_CMMREGISTER) then
location.register:=cg.getmmregister(current_asmdata.CurrAsmList,location.size); location.register:=cg.getmmregister(current_asmdata.CurrAsmList,location.size);
current_asmdata.CurrAsmList.concat(taicpu.op_reg_reg(A_VNEG,
location.register,left.location.register)); if (tfloatdef(left.resultdef).floattype=s32real) then
pf:=PF_F32
else
pf:=PF_F64;
current_asmdata.CurrAsmList.concat(setoppostfix(taicpu.op_reg_reg(A_VNEG,
location.register,left.location.register), pf));
end; end;
fpu_fpv4_s16: fpu_fpv4_s16:
begin begin