mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-08-11 22:46:01 +02:00
* arm thumb: generate proper code for rol
git-svn-id: trunk@24414 -
This commit is contained in:
parent
cec28ef512
commit
f3b7f6197b
@ -3775,7 +3775,8 @@ unit cgcpu;
|
||||
internalerror(2008072801);
|
||||
{ simulate ROL by ror'ing 32-value }
|
||||
tmpreg:=getintregister(list,OS_32);
|
||||
list.concat(setoppostfix(taicpu.op_reg_reg_const(A_RSB,tmpreg,src,32),PF_S));
|
||||
a_load_const_reg(list,OS_32,32,tmpreg);
|
||||
list.concat(taicpu.op_reg_reg(A_SUB,tmpreg,src));
|
||||
list.concat(taicpu.op_reg_reg(A_ROR,dst,src));
|
||||
end;
|
||||
else
|
||||
|
Loading…
Reference in New Issue
Block a user