paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-12-04 21:27:21 +01:00
Code Issues Packages Projects Releases Wiki Activity
42,036 Commits 102 Branches 76 Tags 308 MiB
060aa2a7fe
Commit Graph

16125 Commits

Author SHA1 Message Date
florian
060aa2a7fe + SSE and AVX unit cpu flags 
git-svn-id: trunk@26587 -
 2014-01-26 12:37:52 +00:00
florian
2ec5a649d7 * set Ch_* for more operations 
* Ch_* flags for VMOVSD and VMOVSS are now set for the 2 operand variants

git-svn-id: trunk@26586 -
 2014-01-26 12:37:50 +00:00
nickysn
e83ef05b74 - disable cs_opt_nodecse from -O2 on i8086, because it breaks building packages 
since r26579

git-svn-id: trunk@26583 -
 2014-01-26 02:08:08 +00:00
florian
c44b5d1043 * take care of tempinitcode when creating def information for tempcreatenodes 
git-svn-id: trunk@26581 -
 2014-01-25 09:40:51 +00:00
florian
cb8100bccf * do not reuse registers in prec/succ 
git-svn-id: trunk@26580 -
 2014-01-25 09:40:48 +00:00
florian
1b355ce1e4 * apply cse to all non-regable variables if possible 
git-svn-id: trunk@26579 -
 2014-01-25 08:50:13 +00:00
nickysn
be85998313 * fixes in optimize_op_const: 
* Do the sign extension of the 'a' parameter internally in a local variable,
    so that it does not become visible outside the function.
  * Use a zero extended version of 'a' (instead of sign extension) for the
    parameter of ispowerof2().

git-svn-id: trunk@26571 -
 2014-01-23 14:05:11 +00:00
Károly Balogh
2791e8ad15 use optimized cg loading functions in 64bit compares instead of hardcoded move.ls (move.l #X,dn is 48bit long, clr.l/moveq.l is 16bit long) 
git-svn-id: trunk@26570 -
 2014-01-23 03:03:44 +00:00
Károly Balogh
667ec17cae tiny optimization for clearing address regs 
git-svn-id: trunk@26569 -
 2014-01-23 02:29:45 +00:00
Károly Balogh
047395df5f implemented add/sub ops in a_op_reg_ref, since these are used often. also fixed up reference handling in a_op_const_ref a bit 
git-svn-id: trunk@26568 -
 2014-01-23 02:07:24 +00:00
Károly Balogh
cd4bb364e5 reenabled and fixed up tcg68k.op_const_ref a bit 
git-svn-id: trunk@26567 -
 2014-01-22 23:15:01 +00:00
sergei
534ecbda9f * SPARC: r26561 caused a_op_const_reg_reg used for zero-extending 8-bit values to be optimized away. Fixed by replacing it with an explicit instruction. 
git-svn-id: trunk@26566 -
 2014-01-22 21:37:37 +00:00
masta
0736bf4ded Try to change typical constant AND-masking operations into shifts for ARM 
If the constant only contains a string of ones starting from lsb or msb
we can shift out the bits accordingly, opening up some possibilities for
the peephole optimizer to fold at least one shift into another
operation.

git-svn-id: trunk@26565 -
 2014-01-22 20:21:02 +00:00
nickysn
85dd9e5789 + added a size parameter to optimize_op_const and do a sign extension of the 'a' parameter up from the specified size, so that things like (i and $ffffffff) get optimized away the same way as (i and -1) 
git-svn-id: trunk@26561 -
 2014-01-22 15:00:34 +00:00
sergei
ab44638635 + SPARC: initial peephole optimizer. 
git-svn-id: trunk@26555 -
 2014-01-21 14:22:59 +00:00
pierre
42140bd11f Add forgotten new file, should fix bug report 25571 
git-svn-id: trunk@26554 -
 2014-01-21 14:17:29 +00:00
sergei
cda81e1d18 * SPARC: emit "x shl 1" as "x+x", it yields shorter code. 
git-svn-id: trunk@26553 -
 2014-01-21 13:50:35 +00:00
pierre
408dc2d2c1 Regenerated after: Add -h output for new assemblers 
git-svn-id: trunk@26552 -
 2014-01-21 09:01:21 +00:00
pierre
af83a74544 Add -h output for new assemblers 
git-svn-id: trunk@26551 -
 2014-01-21 09:00:53 +00:00
pierre
9fc9f4bdba Use new as_i8086_nasmobj as external assembler for msdos target 
git-svn-id: trunk@26549 -
 2014-01-21 00:27:42 +00:00
pierre
3327d508ee Enable nasm assembler for x86_64 cpu 
git-svn-id: trunk@26548 -
 2014-01-21 00:26:49 +00:00
pierre
045f161012 Separate out nasm assembler for i8086, i386 and x86_64 cpus, also separte based on target object format 
git-svn-id: trunk@26547 -
 2014-01-21 00:26:08 +00:00
pierre
dfd37aae43 Add several x86 assemblers: yasm, and target specialized nasm, including for x86_64 
git-svn-id: trunk@26546 -
 2014-01-21 00:23:51 +00:00
pierre
b158ad6a9c Handle asmextraopt in arm assembler 
git-svn-id: trunk@26545 -
 2014-01-21 00:21:34 +00:00
pierre
12a1a680cc Regenerated after: Add help output for new -ao option to set asmextraopt 
git-svn-id: trunk@26544 -
 2014-01-21 00:20:51 +00:00
pierre
e44dc53083 Add help output for new -ao option to set asmextraopt 
git-svn-id: trunk@26543 -
 2014-01-21 00:20:23 +00:00
pierre
5e6669890a Handle asmextraopt in powerpc, mips and sparc assemblers 
git-svn-id: trunk@26542 -
 2014-01-21 00:19:17 +00:00
pierre
3f33fdd445 Handle asmextraopt in powerpc assmeblers 
git-svn-id: trunk@26541 -
 2014-01-21 00:17:56 +00:00
pierre
441b9feffc pass new asm extra opt using -ao option 
git-svn-id: trunk@26540 -
 2014-01-21 00:16:53 +00:00
pierre
6d4a9aad66 pass new asm extra opt using -ao option 
git-svn-id: trunk@26539 -
 2014-01-21 00:16:26 +00:00
pierre
e9c0484b3c pass new asm extra opt using -ao option 
git-svn-id: trunk@26538 -
 2014-01-21 00:15:43 +00:00
pierre
4441bbb9dc Add new global asmextraopt variable 
git-svn-id: trunk@26537 -
 2014-01-21 00:14:49 +00:00
pierre
1cec09f979 Add -Caoldwin32gnu ABI option to cope with 'ret $4' issues in old GNU mingw32 C compiler (version below 4.7) 
git-svn-id: trunk@26536 -
 2014-01-20 22:47:46 +00:00
sergei
8b3217815b * When inlining currency (ordinal) multiplication, change resultdef to int64, in order to be consistent with behavior of generic handling. Fixes compilation faliure after r26500, Mantis #25565. 
git-svn-id: trunk@26534 -
 2014-01-20 17:16:11 +00:00
Károly Balogh
5e15e4b07d add basic constant handling to subscript nodes, avoid ie20060521 when building rgobj.pas with -O3/-O4 
git-svn-id: trunk@26532 -
 2014-01-20 12:00:48 +00:00
sergei
ca58cc1d64 + x86_64: generate position-independent case jump tables (twice smaller than absolute ones and do not require dynamic relocations in .dll/.so). 
git-svn-id: trunk@26519 -
 2014-01-19 15:41:05 +00:00
paul
eb508a18e9 compiler: remove RST writer 
git-svn-id: trunk@26518 -
 2014-01-19 04:40:41 +00:00
sergei
6b1f021fcf - Removed remaining optimizations that duplicate functionality of tcg.optimize_op_const. 
- Don't call make_simple_ref if operation will be optimized away or replaced with another one, which calls make_simple_ref itself.

git-svn-id: trunk@26515 -
 2014-01-19 01:19:01 +00:00
nickysn
c83032992d * more fixes to the 3-op IMUL spilling: 
o Return the correct operation type for all forms of IMUL in
    taicpu.spilling_get_operation_type
  o Properly support 3-op IMUL in trgx86.do_spill_replace

git-svn-id: trunk@26514 -
 2014-01-18 21:46:13 +00:00
florian
a752e3542d + more x86 cpu flags 
git-svn-id: trunk@26513 -
 2014-01-18 21:03:09 +00:00
sergei
e6a9f3b15b * Fixed spilling of 3-operand IMUL instruction (went unnoticed this far because such instructions were not emitted by compiler). 
git-svn-id: trunk@26510 -
 2014-01-18 19:21:48 +00:00
nickysn
1f7b14f38e * fixed the conversion of powerof2 mul/imuls to lea in tcgx86.a_op_const_reg_reg 
git-svn-id: trunk@26509 -
 2014-01-18 17:58:31 +00:00
nickysn
cc1faad3d2 + make use of the 3-operand form of IMUL on i386 and x86_64 
git-svn-id: trunk@26508 -
 2014-01-18 17:04:57 +00:00
nickysn
1de847c754 * fixed error in comment 
git-svn-id: trunk@26507 -
 2014-01-18 17:00:10 +00:00
florian
7028210817 + tzcnt assembler instruction 
git-svn-id: trunk@26506 -
 2014-01-18 12:11:50 +00:00
sergei
3a3197ae9c + i386: inline 64-bit multiplications if overflow checking is disabled and not optimizing for size. Rough testing on Core 2 Duo shows speed improvement by factor of 5, even despite inlined code does not check for zero upper dwords. 
git-svn-id: trunk@26504 -
 2014-01-18 11:41:55 +00:00
florian
2a2184bc40 * regenerated makefiles affected by the last change 
git-svn-id: trunk@26503 -
 2014-01-18 10:21:41 +00:00
florian
fd5fa95416 + OPTNEW Makefile parameter: when running a native cycle, this allows to pass a parameter only to the new generated compiler 
git-svn-id: trunk@26501 -
 2014-01-18 10:19:16 +00:00
sergei
a3efd9e1df + Added method taddnode.use_generic_mul64bit, allowing it to inline full 64-bit multiplications, and fixed ARM to comply (it was not checking for possible 32x32 to 64 optimization after detecting a 64-bit operand, so recently added code for 32x32 to 64 bit optimization was inactive). 
git-svn-id: trunk@26500 -
 2014-01-18 09:59:59 +00:00
nickysn
2459518bdd * use IMUL even for unsigned multiplication on x86_64, when overflow checking is 
off

git-svn-id: trunk@26499 -
 2014-01-18 03:36:15 +00:00