paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-18 15:19:29 +02:00
Code Issues Packages Projects Releases Wiki Activity
69,910 Commits 100 Branches 75 Tags 281 MiB
47cdbda029
Commit Graph

27811 Commits

Author SHA1 Message Date
florian
8b2ebd07bf * don't throw an internal error if a procedure is passed to a const formal parameter, resolves #40817 2024-06-13 22:32:54 +02:00
Pierre Muller
83d3a39417 Avoid unnecessary call when length(s) is zero, which avoids range check error 2024-06-13 06:50:11 +00:00
florian
2fe3955be9 + more change information 2024-06-11 23:22:21 +02:00
Pierre Muller
f7eaa6f3d6 Regenerate Makefile's after setting ALLPPUDIRS variable 2024-06-11 07:45:53 +00:00
Pierre Muller
35510bd0cd Rename ALLPPUDIR to ALLPPUDIRS to use same make variable as in packages and utils directories 2024-06-11 07:45:53 +00:00
Pierre Muller
5fc78b223c Respect alphabetical order in -T listing for aarch64 compiler 2024-06-11 09:45:40 +02:00
Pierre Muller
a38effb29b Add missing information about -T option for embedded and iphonesim target OS for aarch64 compiler help using -h option 2024-06-11 09:43:09 +02:00
Pierre Muller
d44a1c4100 Remove compiler/msgtxt.inc and compiler/msgidx.inc from tracked file list 2024-06-11 09:25:56 +02:00
Pierre Muller
2d8a50556c Fix exclusion of ogelf unit using $ifndef NOOGELF 2024-06-11 01:05:51 +02:00
Pierre Muller
010127a622 Add ogmacho unit loading unless NOOGMACHO macro is defined 2024-06-11 01:05:51 +02:00
Pierre Muller
ce702df526 Take care about endianess in arm instruction binary code generator 2024-06-11 01:05:51 +02:00
Pierre Muller
318e31487a Take care about endianess in arm eabi attribute section 2024-06-11 01:05:51 +02:00
florian
bdb611c925 * small fix of change information 2024-06-10 23:10:48 +02:00
Sven/Sarah Barth
5bf93d220f * exact-match COMDAT sections are already supported since tdynamicarray.equal() has been implemented a couple of yours ago, so allow them 2024-06-07 15:34:02 +02:00
Sven/Sarah Barth
c2664fdfa5 * move setup of secrec outside of the if-statement as it's the same for both cases 2024-06-07 15:31:58 +02:00
Sven/Sarah Barth
f5beaa80d8 * the COMDAT record contains the section number which is off-by-one to the section index 2024-06-07 15:31:18 +02:00
Sven/Sarah Barth
52c5a0932d * allow the COMDAT selection to be 0 in which case we'll simply assume that we don't have a COMDAT section (but we'll nevertheless look up a potentially associative section) 2024-06-07 15:30:53 +02:00
florian
15b3f16646 * use fld1/fchs regardless of pic 2024-06-06 22:36:29 +02:00
florian
aaeefacf85 * also optimize loading of -1.0 2024-06-05 22:56:45 +02:00
Sven/Sarah Barth
f584c559fd * fold the MIPS tabitype into tabi as the former wasn't really used or hooked up anyway; this way the ABI can be set using -Ca<abi> 2024-06-04 23:45:46 +02:00
florian
8c2aca6ece * load 2 on x86 stack by fld1/fadd, if pic code is generated. It is more efficient as two memory accesses are saved. 2024-06-04 23:21:26 +02:00
Sven/Sarah Barth
953a4e1b64 * fix #40563: apply slightly adjusted patch by byte bites to use fixed range of 1..Length(str) for for-in loops iterating over ShortStrings 
+ added test
 2024-06-04 22:53:16 +02:00
florian
c64fae2f89 * missing AVX-2 change information fixed 2024-06-03 23:29:37 +02:00
florian
73a251410e + more change information 2024-06-02 23:11:14 +02:00
florian
860c32f833 + set CPUX86_HINT_BSX_DEST_UNCHANGED_ON_ZF_1 for suitable CPUs 2024-06-01 19:41:46 +02:00
florian
8db51a367e * forgotten part of last commit 2024-06-01 18:53:50 +02:00
florian
055681c8b4 * correct change information for some instructions where the change 
information cannot be modelled in x86ins.dat
 2024-06-01 18:46:23 +02:00
florian
ba555ea68d * patch by Marģers to bump version 2024-05-31 21:44:03 +02:00
J. Gareth "Curious Kit" Moreton
bf970b29f4 * arm / a64: TAsmNode debugging info is now output for ARM and AArch64 2024-05-30 20:04:11 +00:00
J. Gareth "Curious Kit" Moreton
2de19f9e66 * x86: Reimplemented TAsmNode XML dumping using new framework 2024-05-30 20:04:11 +00:00
J. Gareth "Curious Kit" Moreton
ac0e641ce7 * Stripped down and refactored TAsmNode XML node dumps 
for better platform-specific implementations.
 2024-05-30 20:04:11 +00:00
florian
4eb8f8e565 * patch by Marģers 
- Rename 3DNow instruction (fixed long lasting typo in mnemonic). PMULHRWA  --> PMULHRW
    - Add vpclmullqlqdq, vpclmulhqlqdq, vpclmullqhqdq, vpclmulhqhqdq.
    - Fix "typo" for SHA1MSG2
 2024-05-30 21:49:30 +02:00
florian
d5ab671ec3 * patch by Marģers: patch to enable ENTER asm instruction 
+ test
 2024-05-29 23:15:09 +02:00
J. Gareth "Curious Kit" Moreton
605b21af8c * a64: win64 implementation of jump table now 
uses 64-bit absolute references.
 2024-05-27 06:31:15 +01:00
florian
39f7172ee8 * do no generated debug comment in assembler output of RiscV if not requested 2024-05-25 20:16:42 +02:00
florian
0a88683310 + do do_consttovar on RiscV 2024-05-25 20:09:02 +02:00
florian
fbf20eee31 + check for tf_init_final_units_by_calls in trv32nodeutils.insert_init_final_table 2024-05-25 19:28:50 +02:00
ccrause
c86e7b43b4 Add insert_init_final_table method 2024-05-25 17:26:15 +00:00
ccrause
8f106b616b Move .data with fpc specific information to outside normal memory range. 2024-05-25 17:26:15 +00:00
ccrause
8e717f4142 Add support for esp-idf v4.4 2024-05-25 17:26:15 +00:00
ccrause
e56052bb32 Do not pass esp32c3.rom.newlib-time.ld to the linker, it causes the ROM version of _isatty_r to be linked instead of the newlib library version. 2024-05-25 17:26:15 +00:00
ccrause
7284e161a2 Group linker scripts and search paths 2024-05-25 17:26:15 +00:00
ccrause
a27abdd621 Add -WP option to help for ppcrossrv32 2024-05-25 17:26:15 +00:00
ccrause
c42bf9cdf5 Extend riscv32-freertos functionality for esp32c3 2024-05-25 17:26:15 +00:00
florian
53459fed2b + CPUX86_HINT_BSX_DEST_UNCHANGED_ON_ZF_1 2024-05-24 23:17:07 +02:00
Karoly Balogh
e507f612f5 m68k-palmos: further fixes to assembly section. also actually use aout, as we have aout binutils for palmos 2024-05-25 00:14:11 +03:00
Karoly Balogh
627734e104 m68k: try to fold two consecutive AND instructions into one. This usually happens when a zero extension is followed by another AND. 2024-05-25 00:01:35 +03:00
Karoly Balogh
d9c786fee6 m68k: also allow TST from before Sxx instructions with explicit .b size to be optimized away 2024-05-25 00:00:22 +03:00
Karoly Balogh
11246aa5b4 m68k-palmos: do not try to write section attributes, they're not really useful, and lead to assembler warnings 2024-05-24 23:52:53 +03:00
florian
b313a66a47 * correct Dwarf-4 line info header as noted by Martin on the mailing list 2024-05-23 22:55:31 +02:00