mirror of
				https://gitlab.com/freepascal.org/fpc/source.git
				synced 2025-11-04 11:24:16 +01:00 
			
		
		
		
	
				as well as insert_regalloc_info_all()
  + "register" allocator for the jvm target, which simply replaces every
    virtual register with a temp. This is done for all register types in
    one pass, so that the temps can be easily reused without worrying
    about conflicts. Small optimisation: alloc/store/dealloc/load
    sequences for a single reg are removed (many of these are generated
    because most cg nodes return their value in a register which is then
    immediately consumed by the parent)
  * map addressregisters to integer registers with size R_SUBD, because
    they require one stackslot (the subregister type is used by rgcpu
    to determine the size of the temp it has to allocate)
git-svn-id: branches/jvmbackend@18316 -
		
	
					 | 
			||
|---|---|---|
| .. | ||
| aasmcpu.pas | ||
| cgcpu.pas | ||
| cpubase.pas | ||
| cpuinfo.pas | ||
| cpunode.pas | ||
| cpupara.pas | ||
| cpupi.pas | ||
| cputarg.pas | ||
| hlcgcpu.pas | ||
| itcpujas.pas | ||
| jvmreg.dat | ||
| rgcpu.pas | ||
| rjvmcon.inc | ||
| rjvmnor.inc | ||
| rjvmnum.inc | ||
| rjvmrni.inc | ||
| rjvmsri.inc | ||
| rjvmstd.inc | ||
| rjvmsup.inc | ||
| tgcpu.pas | ||