nickysn 256dc546ac + implemented the in_neg_assign_x and in_not_assign_x inline nodes, which will ... be used (TBD in a future commit) for optimizing x:=-x and x:=not x on CPUs that support performing these operations directly in memory (such as x86) git-svn-id: trunk@35749 -		2017-04-07 16:02:40 +00:00
..
aoptcpu.pas	* factored out TX86AsmOptimizer.OptPass2Imul	2017-01-06 22:25:24 +00:00
aoptcpub.pas
aoptcpud.pas
cgcpu.pas	+ implemented the in_neg_assign_x and in_not_assign_x inline nodes, which will	2017-04-07 16:02:40 +00:00
cpubase.inc
cpuelf.pas
cpuinfo.pas
cpunode.pas
cpupara.pas	* use pocalls_cdecl and cstylearrayofconst more consistently instead of	2017-02-25 11:46:35 +00:00
cpupi.pas	* renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can	2016-12-16 22:41:21 +00:00
cputarg.pas
hlcgcpu.pas	+ added volatility information to all memory references	2016-11-27 18:17:37 +00:00
i386att.inc	+ support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933	2016-11-18 20:19:39 +00:00
i386atts.inc	* x86 AT&T reader and writer: cleaned up usage of attsufMM suffix:	2016-11-21 02:07:13 +00:00
i386int.inc	+ support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933	2016-11-18 20:19:39 +00:00
i386nop.inc	* Fixed VMOVQ instruction encoding, now assembles correctly also in 32-bit code.	2016-11-21 13:59:44 +00:00
i386op.inc	+ support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933	2016-11-18 20:19:39 +00:00
i386prop.inc	+ support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933	2016-11-18 20:19:39 +00:00
i386tab.inc	* Fixed VMOVQ instruction encoding, now assembles correctly also in 32-bit code.	2016-11-21 13:59:44 +00:00
n386add.pas	+ added volatility information to all memory references	2016-11-27 18:17:37 +00:00
n386cal.pas	syscalls: unify call reference creation across 4 different CPU archs. less copypasted code, brings x86_64 AROS support up to speed	2016-12-02 09:29:09 +00:00
n386flw.pas	+ added volatility information to all memory references	2016-11-27 18:17:37 +00:00
n386inl.pas
n386ld.pas
n386mat.pas	* generate better i386 code for 64-bit shl/shr, by masking the shift count by	2017-04-04 16:28:54 +00:00
n386mem.pas
n386set.pas
r386ari.inc
r386att.inc
r386con.inc
r386dwrf.inc
r386int.inc
r386iri.inc
r386nasm.inc
r386nor.inc
r386nri.inc
r386num.inc
r386ot.inc
r386rni.inc
r386sri.inc
r386stab.inc
r386std.inc
ra386att.pas
ra386int.pas
rgcpu.pas
symcpu.pas