mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-10-31 22:11:12 +01:00
03880c2f74
Fixed multiplication code generation for AVR controllers without mul instructions. Added handling of the old interrupt procedure directive such that procedures with that use RETI instead of RET. git-svn-id: trunk@31030 -
140 lines
4.4 KiB
ObjectPascal
140 lines
4.4 KiB
ObjectPascal
{
|
|
Copyright (c) 1998-2002 by Jonas Maebe, member of the Free Pascal
|
|
Development Team
|
|
|
|
This unit contains several types and constants necessary for the
|
|
optimizer to work on the ARM architecture
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
****************************************************************************
|
|
}
|
|
Unit aoptcpub; { Assembler OPTimizer CPU specific Base }
|
|
|
|
{$i fpcdefs.inc}
|
|
|
|
{ enable the following define if memory references can have a scaled index }
|
|
{ define RefsHaveScale}
|
|
|
|
{ enable the following define if memory references can have a segment }
|
|
{ override }
|
|
|
|
{ define RefsHaveSegment}
|
|
|
|
Interface
|
|
|
|
Uses
|
|
cpubase,
|
|
cgbase,
|
|
aasmcpu,aasmtai,
|
|
AOptBase;
|
|
|
|
Type
|
|
|
|
{ type of a normal instruction }
|
|
TInstr = Taicpu;
|
|
PInstr = ^TInstr;
|
|
|
|
{ ************************************************************************* }
|
|
{ **************************** TCondRegs ********************************** }
|
|
{ ************************************************************************* }
|
|
{ Info about the conditional registers }
|
|
TCondRegs = Object
|
|
Constructor Init;
|
|
Destructor Done;
|
|
End;
|
|
|
|
{ ************************************************************************* }
|
|
{ **************************** TAoptBaseCpu ******************************* }
|
|
{ ************************************************************************* }
|
|
|
|
TAoptBaseCpu = class(TAoptBase)
|
|
function RegModifiedByInstruction(Reg: TRegister; p1: tai): boolean; override;
|
|
End;
|
|
|
|
|
|
{ ************************************************************************* }
|
|
{ ******************************* Constants ******************************* }
|
|
{ ************************************************************************* }
|
|
Const
|
|
|
|
{ the maximum number of things (registers, memory, ...) a single instruction }
|
|
{ changes }
|
|
|
|
MaxCh = 2;
|
|
|
|
{ the maximum number of operands an instruction has }
|
|
|
|
MaxOps = 2;
|
|
|
|
{Oper index of operand that contains the source (reference) with a load }
|
|
{instruction }
|
|
|
|
LoadSrc = 1;
|
|
|
|
{Oper index of operand that contains the destination (register) with a load }
|
|
{instruction }
|
|
|
|
LoadDst = 0;
|
|
|
|
{Oper index of operand that contains the source (register) with a store }
|
|
{instruction }
|
|
|
|
StoreSrc = 1;
|
|
|
|
{Oper index of operand that contains the destination (reference) with a load }
|
|
{instruction }
|
|
|
|
StoreDst = 0;
|
|
|
|
aopt_uncondjmp = [A_RJMP,A_JMP];
|
|
aopt_condjmp = A_BRxx;
|
|
|
|
Implementation
|
|
|
|
{ ************************************************************************* }
|
|
{ **************************** TCondRegs ********************************** }
|
|
{ ************************************************************************* }
|
|
Constructor TCondRegs.init;
|
|
Begin
|
|
End;
|
|
|
|
Destructor TCondRegs.Done; {$ifdef inl} inline; {$endif inl}
|
|
Begin
|
|
End;
|
|
|
|
|
|
function TAoptBaseCpu.RegModifiedByInstruction(Reg: TRegister; p1: tai): boolean;
|
|
var
|
|
i : Longint;
|
|
begin
|
|
result:=false;
|
|
If (p1.typ = ait_instruction) and (taicpu(p1).opcode in [A_MUL,A_MULS,A_FMUL,A_FMULS,A_FMULSU]) and
|
|
((getsupreg(reg)=RS_R0) or (getsupreg(reg)=RS_R1)) then
|
|
begin
|
|
Result:=true;
|
|
exit;
|
|
end;
|
|
|
|
for i:=0 to taicpu(p1).ops-1 do
|
|
if (taicpu(p1).oper[i]^.typ=top_reg) and (taicpu(p1).oper[i]^.reg=Reg) and (taicpu(p1).spilling_get_operation_type(i) in [operand_write,operand_readwrite]) then
|
|
begin
|
|
result:=true;
|
|
exit;
|
|
end;
|
|
end;
|
|
|
|
End.
|