Jeppe Johansen 80bb3febea Fixed assembler calling command line for cpus>ARMv5TE. EDSP instructions will generate errors while assembling, due to RTL assembler routines ... Updated boot code for all Cortex-M3 controllers, and sc32442b to use weak linking for exception tables. Cortex-M3 devices now also share initialization routine to simplify maintenance STM32F10x classes now have specific units which fit the interrupt source names and counts git-svn-id: branches/laksen/arm-embedded@22581 -		2012-10-08 03:15:40 +00:00
..
arm	Fixed assembler calling command line for cpus>ARMv5TE. EDSP instructions will generate errors while assembling, due to RTL assembler routines	2012-10-08 03:15:40 +00:00
avr	* fixes compilation of atmega128 unit	2011-09-04 19:39:39 +00:00
buildrtl.lpi	+ build unit and lazarus project for the embedded target	2011-08-08 20:10:19 +00:00
buildrtl.pp	* make buildrtl aware of heapmgr	2011-12-29 14:04:50 +00:00
check.inc
consoleio.pp	* moved heap manager on embedded systems into a separate unit	2011-09-21 20:57:37 +00:00
empty.cfg	* more properties fixed	2009-11-12 18:11:10 +00:00
heapmgr.pp	* moved heap manager on embedded systems into a separate unit	2011-09-21 20:57:37 +00:00
Makefile	Fixed assembler calling command line for cpus>ARMv5TE. EDSP instructions will generate errors while assembling, due to RTL assembler routines	2012-10-08 03:15:40 +00:00
Makefile.fpc	Fixed assembler calling command line for cpus>ARMv5TE. EDSP instructions will generate errors while assembling, due to RTL assembler routines	2012-10-08 03:15:40 +00:00
rtl.cfg	* get rid of some feature checks, probably the whole feature stuff is plainly the wrong way, embedded rtl compiles again, resolves #20913	2011-12-29 14:06:30 +00:00
sysdir.inc	* fix sysdir.inc dummy for embedded targets	2011-08-27 22:43:53 +00:00
sysfile.inc
sysheap.inc	* moved heap manager on embedded systems into a separate unit	2011-09-21 20:57:37 +00:00
sysos.inc
sysosh.inc
system.pp	+ FileNameCasePreserving added - see #18066 in Mantis	2012-04-15 20:56:13 +00:00