.. |
aasmcpu.pas
|
* ARM: instructions do modify the base register of pre/postindexed references. Report this fact in spilling_get_operation_type_ref and RegModifiedByInstruction functions.
|
2014-09-22 16:18:16 +00:00 |
agarmgas.pas
|
* do not write a space before the condition for instructions without operands, not sure why this was there
|
2014-03-24 17:09:28 +00:00 |
aoptcpu.pas
|
Changed ARMs StrLdr2StrMov peephole optimizer look further ahead
|
2014-08-08 15:31:10 +00:00 |
aoptcpub.pas
|
* ARM: instructions do modify the base register of pre/postindexed references. Report this fact in spilling_get_operation_type_ref and RegModifiedByInstruction functions.
|
2014-09-22 16:18:16 +00:00 |
aoptcpuc.pas
|
|
|
aoptcpud.pas
|
|
|
armatt.inc
|
added the ADR ARM pseudo instruction to instruction list
|
2013-11-05 13:16:33 +00:00 |
armatts.inc
|
added the ADR ARM pseudo instruction to instruction list
|
2013-11-05 13:16:33 +00:00 |
armins.dat
|
added the ADR ARM pseudo instruction to instruction list
|
2013-11-05 13:16:33 +00:00 |
armnop.inc
|
|
|
armop.inc
|
added the ADR ARM pseudo instruction to instruction list
|
2013-11-05 13:16:33 +00:00 |
armreg.dat
|
|
|
armtab.inc
|
|
|
cgcpu.pas
|
ARM: mimic what GNU C does while calling the profiling mcount on ARM
|
2014-09-13 00:17:10 +00:00 |
cpubase.pas
|
Reformat and comment is_thumb32_imm
|
2014-01-13 21:32:28 +00:00 |
cpuelf.pas
|
+ ARM internal linker: very initial support for Thumb mode, helloworld-class programs compiled with "-Cparmv6m -CIthumb" can now run.
|
2014-09-19 22:33:37 +00:00 |
cpuinfo.pas
|
Applied patch from Michael Ring that adds some startup code for some new stm32f0 and stm32f1 controllers, and fixes naming on some LPC ARMv6m controllers.
|
2014-06-20 06:49:04 +00:00 |
cpunode.pas
|
+ support overriding tdef/tsym methods with target-specific functionality:
|
2014-03-29 22:31:55 +00:00 |
cpupara.pas
|
* moved ARM-specific tprocdef.total_stackframe_size field to cpu-specific
|
2014-04-01 21:41:24 +00:00 |
cpupi.pas
|
* Added virtual method tprocinfo.postprocess_code and moved target-specific processing from base class into target-specific descendant classes (ARM and AVR, other targets still to do).
|
2014-04-02 13:14:06 +00:00 |
cputarg.pas
|
|
|
hlcgcpu.pas
|
|
|
itcpugas.pas
|
|
|
narmadd.pas
|
* generate AND for small set comparisons also when only set vars are involved using the cg class, so it works for arm thumb as well
|
2014-08-31 20:43:13 +00:00 |
narmcal.pas
|
|
|
narmcnv.pas
|
|
|
narmcon.pas
|
* ARM: Test if range check of floating point constants is necessary in the same way as on other targets. This should have been part of r10940 6 years ago...
|
2014-04-22 06:51:54 +00:00 |
narminl.pas
|
Fixed generation of abs calls for thumb and thumb-2 targets.
|
2014-06-10 17:48:09 +00:00 |
narmmat.pas
|
{ARM} Implement usage of generic division-by-const optimization
|
2014-06-10 20:49:18 +00:00 |
narmmem.pas
|
|
|
narmset.pas
|
* fixes jump table generate for arm thumb
|
2014-08-30 22:13:09 +00:00 |
pp.lpi.template
|
|
|
raarm.pas
|
|
|
raarmgas.pas
|
* fix warnings when compiling the compiler with DFA optimizer enabled on ARM
|
2014-08-20 13:16:58 +00:00 |
rarmcon.inc
|
|
|
rarmdwa.inc
|
|
|
rarmnor.inc
|
|
|
rarmnum.inc
|
|
|
rarmrni.inc
|
|
|
rarmsri.inc
|
|
|
rarmsta.inc
|
|
|
rarmstd.inc
|
|
|
rarmsup.inc
|
|
|
rgcpu.pas
|
* improved r28534: LDR/STR on thumb do not support registers >r7 as destination/source
|
2014-08-30 12:13:00 +00:00 |
symcpu.pas
|
Fix a typo. The CPU specific version of "ttypesym" should be called "tcputypesym" and not "tcpuypesym".
|
2014-04-11 14:30:59 +00:00 |