| .. |
|
aasmcpu.pas
|
Add immediate/zero comparisons.
|
2020-03-24 19:42:36 +00:00 |
|
agcpugas.pas
|
* Xtensa: generate long calls
|
2020-03-26 21:54:41 +00:00 |
|
aoptcpu.pas
|
|
|
|
aoptcpub.pas
|
|
|
|
cgcpu.pas
|
+ Xtensa: hard float support, i.e. make use of floating point extension if available
|
2020-04-03 20:15:23 +00:00 |
|
cpubase.pas
|
+ Xtensa: the boolean extension is used as flags
|
2020-04-03 20:15:22 +00:00 |
|
cpuinfo.pas
|
+ Xtensa: hard float support, i.e. make use of floating point extension if available
|
2020-04-03 20:15:23 +00:00 |
|
cpunode.pas
|
+ Xtensa: tcpuinlinenode.second_abs_long
|
2020-03-25 21:17:05 +00:00 |
|
cpupara.pas
|
* Xtensa: fix passing of floating point parameters
|
2020-04-03 20:15:24 +00:00 |
|
cpupi.pas
|
* Xtensa: reduce stack usage
|
2020-04-01 20:08:20 +00:00 |
|
cputarg.pas
|
+ initial FreeRTOS RTL support, largely based on the Embedded target, limited to Xtensa so far
|
2020-03-29 17:13:45 +00:00 |
|
hlcgcpu.pas
|
* Xtensa: align literals properly
|
2020-03-28 15:47:45 +00:00 |
|
itcpugas.pas
|
|
|
|
ncpuadd.pas
|
+ Xtensa: hard float support, i.e. make use of floating point extension if available
|
2020-04-03 20:15:23 +00:00 |
|
ncpucnv.pas
|
+ Xtensa: hard float support, i.e. make use of floating point extension if available
|
2020-04-03 20:15:23 +00:00 |
|
ncpuinl.pas
|
+ Xtensa: tcpuinlinenode.second_abs_long
|
2020-03-25 21:17:05 +00:00 |
|
ncpumat.pas
|
+ Xtensa: hard float support, i.e. make use of floating point extension if available
|
2020-04-03 20:15:23 +00:00 |
|
ncpuutil.pas
|
* Xtensa: proper code generation for unit initialization
|
2020-03-28 15:47:44 +00:00 |
|
racpugas.pas
|
* Xtensa: cleanup unused stuff
|
2020-03-23 20:54:57 +00:00 |
|
raxtensa.pas
|
|
|
|
rgcpu.pas
|
* Xtensa: spilling for bigger offsets fixed
|
2020-03-31 19:33:12 +00:00 |
|
rxtensacon.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
rxtensadwa.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
rxtensanor.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
rxtensanum.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
rxtensarni.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
rxtensasri.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
rxtensasta.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
rxtensastd.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
rxtensasup.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
symcpu.pas
|
|
|
|
xtensaatt.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
xtensaop.inc
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
|
xtensareg.dat
|
+ Xtensa: boolean registers * Xtensa: register numbers of floating point registers corrected
|
2020-04-01 20:08:22 +00:00 |
