| .. |
|
aoptcpu.pas
|
+ enable jump optimizer for i8086
|
2013-05-01 13:54:13 +00:00 |
|
aoptcpub.pas
|
+ enable jump optimizer for i8086
|
2013-05-01 13:54:13 +00:00 |
|
aoptcpud.pas
|
+ enable jump optimizer for i8086
|
2013-05-01 13:54:13 +00:00 |
|
cgcpu.pas
|
* i8086 far data model fixes in the copying of openarray value params
|
2014-04-04 20:18:47 +00:00 |
|
cpubase.inc
|
Implement support for saving and restoring address registers.
|
2013-10-05 21:43:42 +00:00 |
|
cpuinfo.pas
|
* Included cs_opt_peephole into genericlevel1optimizerswitches, so it is re-enabled for all targets after r27106.
|
2014-03-15 21:23:29 +00:00 |
|
cpunode.pas
|
* fixed i8086 far pointer typed constants that are initialized with nil
|
2014-04-03 21:39:00 +00:00 |
|
cpupara.pas
|
* fixed the handling of the register parameters of i8086 interrupt procedures
|
2014-04-07 22:19:10 +00:00 |
|
cpupi.pas
|
- rm ti8086procinfo.allocate_got_register as it isn't used on the i8086
|
2013-04-14 14:35:51 +00:00 |
|
cputarg.pas
|
all the extra i8086 units added
|
2013-03-08 00:04:45 +00:00 |
|
hlcgcpu.pas
|
* support implicit pointer types (classes, dynarrays, ansistrings, etc.) in
|
2014-03-29 14:00:24 +00:00 |
|
i8086att.inc
|
+ prove of concept how FMA4 could be supported in inline assembler
|
2014-03-20 21:25:38 +00:00 |
|
i8086atts.inc
|
+ prove of concept how FMA4 could be supported in inline assembler
|
2014-03-20 21:25:38 +00:00 |
|
i8086int.inc
|
+ prove of concept how FMA4 could be supported in inline assembler
|
2014-03-20 21:25:38 +00:00 |
|
i8086nop.inc
|
+ prove of concept how FMA4 could be supported in inline assembler
|
2014-03-20 21:25:38 +00:00 |
|
i8086op.inc
|
+ prove of concept how FMA4 could be supported in inline assembler
|
2014-03-20 21:25:38 +00:00 |
|
i8086prop.inc
|
+ prove of concept how FMA4 could be supported in inline assembler
|
2014-03-20 21:25:38 +00:00 |
|
i8086tab.inc
|
+ prove of concept how FMA4 could be supported in inline assembler
|
2014-03-20 21:25:38 +00:00 |
|
n8086add.pas
|
+ implemented far pointer arithmetic in the i8086 add node simplify method
|
2014-04-06 18:51:53 +00:00 |
|
n8086cal.pas
|
* ti8086callnode.extra_call_ref_code: do not change the base register to BX if
|
2014-04-04 21:43:40 +00:00 |
|
n8086cnv.pas
|
* refactored tcgtypeconvnode.second_ansistring_to_pchar to use the high level
|
2014-03-25 01:27:58 +00:00 |
|
n8086con.pas
|
* moved x86-specific tpointerdef functionality to architecture-specific
|
2014-03-30 21:04:36 +00:00 |
|
n8086inl.pas
|
+ proper i8086 Seg() implementation (i.e. support segments other than DS)
|
2014-04-01 19:11:39 +00:00 |
|
n8086ld.pas
|
* fixed nested access to parent local variables in i8086 far data memory models
|
2014-03-30 17:50:35 +00:00 |
|
n8086mat.pas
|
+ enabled the use of the DIV/IDIV instruction for 16-bit div/mod on i8086
|
2013-11-11 22:34:41 +00:00 |
|
n8086mem.pas
|
* override tcgvecnode.update_reference_reg_mul for i8086 and add code that
|
2014-04-05 14:02:52 +00:00 |
|
n8086tcon.pas
|
* fixed i8086 far pointer typed constants that are initialized with nil
|
2014-04-03 21:39:00 +00:00 |
|
r8086ari.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086att.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086con.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086dwrf.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086int.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086iri.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086nasm.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086nor.inc
|
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
2013-04-12 12:06:28 +00:00 |
|
r8086nri.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086num.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086ot.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086rni.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086sri.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
r8086stab.inc
|
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
2013-04-12 12:06:28 +00:00 |
|
r8086std.inc
|
* x86 targets: Profiling shows that quite a bit of time is spent in findreg_by_number(), despite it uses binary search. Worse, it is repeated for every piece of register information. Trying to get rid of some of these calls: rearranged registers so that their "opcode" matches 3 LSBs of superregister number (with a few exceptions described at the beginning of x86reg.dat). This allows to lookup opcodes in regval() with O(1) complexity, and removes need in rXXXop.inc files.
|
2013-10-03 08:08:04 +00:00 |
|
ra8086att.pas
|
* changed the default i8086 asmmode to Intel
|
2013-09-21 18:43:34 +00:00 |
|
ra8086int.pas
|
* changed the default i8086 asmmode to Intel
|
2013-09-21 18:43:34 +00:00 |
|
rgcpu.pas
|
* when a i8086 reference uses only one register, choose it from the set [BX,BP,SI,DI] as it can be treated either as a base or an index, depending on what's convenient
|
2013-07-29 21:03:10 +00:00 |
|
symcpu.pas
|
Fix a typo. The CPU specific version of "ttypesym" should be called "tcputypesym" and not "tcpuypesym".
|
2014-04-11 14:30:59 +00:00 |
