paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-17 07:19:37 +02:00
Code Issues Packages Projects Releases Wiki Activity
cf28b202eb
fpc/compiler/i8086
History
nickysn cf28b202eb * integrated the getintregister() implementation for 8-bit and 16-bit alus from 
the avr and i8086 code generators into the base tcg class (so it can be reused
  by other 8-bit and 16-bit targets)

git-svn-id: trunk@37181 -
2017-09-11 15:23:59 +00:00
..
aoptcpu.pas * unified usage of MatchOpType 2017-05-07 16:18:33 +00:00
aoptcpub.pas + enable jump optimizer for i8086 2013-05-01 13:54:13 +00:00
aoptcpud.pas + enable jump optimizer for i8086 2013-05-01 13:54:13 +00:00
cgcpu.pas * integrated the getintregister() implementation for 8-bit and 16-bit alus from 2017-09-11 15:23:59 +00:00
cpubase.inc + initial code in aoptcpu for i8086: make use of lds/les 2015-09-27 20:50:57 +00:00
cpuinfo.pas + added tcpuflags and cpu_capabilities to i8086's cpuinfo.pas 2017-09-08 14:38:40 +00:00
cpunode.pas * automatically generate necessary indirect symbols when a new assembler 2016-07-20 20:53:03 +00:00
cpupara.pas * support marking defs created via the getreusable*() class methods as 2015-11-04 20:46:18 +00:00
cpupi.pas * renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can 2016-12-16 22:41:21 +00:00
cputarg.pas + added an i8086-embedded target support to the compiler (RTL and makefile 2016-06-17 19:15:24 +00:00
hlcgcpu.pas * GetNextReg(), used by 16-bit and 8-bit code generators (i8086 and avr) moved 2017-09-11 14:53:06 +00:00
i8086att.inc + support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933 2016-11-18 20:19:39 +00:00
i8086atts.inc * x86 AT&T reader and writer: cleaned up usage of attsufMM suffix: 2016-11-21 02:07:13 +00:00
i8086int.inc + support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933 2016-11-18 20:19:39 +00:00
i8086nop.inc * Fixed VMOVQ instruction encoding, now assembles correctly also in 32-bit code. 2016-11-21 13:59:44 +00:00
i8086op.inc + support for the PREFETCHTW1 instruction based on a patch by Emelyanov Roman, resolves #30933 2016-11-18 20:19:39 +00:00
i8086prop.inc * fix modification flags for *ROUND* 2017-05-21 11:12:57 +00:00
i8086tab.inc * Fixed VMOVQ instruction encoding, now assembles correctly also in 32-bit code. 2016-11-21 13:59:44 +00:00
n8086add.pas * GetNextReg(), used by 16-bit and 8-bit code generators (i8086 and avr) moved 2017-09-11 14:53:06 +00:00
n8086cal.pas * synchronized with trunk up to r27758 2014-05-12 16:12:34 +00:00
n8086cnv.pas * optimizations for ofs() on i8086 to load only the offset (in a temporary 2015-10-30 21:27:35 +00:00
n8086con.pas + show the full segment:offset value of far and huge pointer const nodes in the node tree generated by -vp 2015-10-21 16:53:41 +00:00
n8086inl.pas * GetNextReg(), used by 16-bit and 8-bit code generators (i8086 and avr) moved 2017-09-11 14:53:06 +00:00
n8086ld.pas + added volatility information to all memory references 2016-11-27 18:17:37 +00:00
n8086mat.pas + optimized division by negative power of 2 constants in the i8086 code 2017-08-21 11:56:11 +00:00
n8086mem.pas * GetNextReg(), used by 16-bit and 8-bit code generators (i8086 and avr) moved 2017-09-11 14:53:06 +00:00
n8086tcon.pas * use an enum instead of integer constants to represent inline numbers 2017-05-10 14:41:43 +00:00
n8086util.pas * specify the def of assembler level symbols defined via 2016-07-20 20:52:59 +00:00
r8086ari.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086att.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086con.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086dwrf.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086int.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086iri.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086nasm.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086nor.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086nri.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086num.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086ot.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086rni.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086sri.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086stab.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
r8086std.inc + added individual bits of the x86 flags register as subregisters 2017-04-26 13:52:52 +00:00
ra8086att.pas * changed the default i8086 asmmode to Intel 2013-09-21 18:43:34 +00:00
ra8086int.pas * changed the default i8086 asmmode to Intel 2013-09-21 18:43:34 +00:00
rgcpu.pas * synchronized with trunk up to r27758 2014-05-12 16:12:34 +00:00
symcpu.pas + added an unsigned counterpart to tpointerdef.pointer_arithmetic_it_type (needed by inc/dec) 2016-10-08 11:45:24 +00:00
tgcpu.pas Generate error if stack size of a procedure/function is bigger than globally allocated stack size 2017-06-16 07:47:17 +00:00