| .. |
|
aasmcpu.pas
|
* x86: Added new emit_reg_ref_reg routine and related methods to support BMI2 instructions
|
2022-11-06 15:42:09 +00:00 |
|
agx86att.pas
|
* Fix testing of A_JCC and A_SETCC, add A_CMOVCC
|
2022-12-10 17:41:33 +01:00 |
|
agx86int.pas
|
* reset written source lines once a section is encountered
|
2022-05-26 21:43:35 +02:00 |
|
agx86nsm.pas
|
* x86: Addition of AMD CPUs: Bobcat, Jaguar, Piledriver, Excavator, Zen2 and Zen3 (and supporting flags)
|
2022-11-25 22:14:59 +00:00 |
|
aoptx86.pas
|
* x86: PostPeepholeOptCmp and PostPeepholeOptTestOr
|
2023-02-19 20:22:49 +00:00 |
|
cga.pas
|
* x86: Added new emit_reg_ref_reg routine and related methods to support BMI2 instructions
|
2022-11-06 15:42:09 +00:00 |
|
cgx86.pas
|
* x86: Added SARX to BMI2 code generator
|
2022-09-10 19:10:55 +00:00 |
|
cpubase.pas
|
* x86: New jump/label tracking in CrossJump optimisations
|
2022-04-24 16:42:35 +00:00 |
|
cx86innr.inc
|
|
|
|
cx86mminnr.inc
|
|
|
|
hlcgx86.pas
|
|
|
|
itcpugas.pas
|
|
|
|
itx86int.pas
|
|
|
|
ni86mem.pas
|
|
|
|
nx86add.pas
|
* x86: The code generator will now attempt to manipulate "x and ((1 shl y) - 1)" to use BZHI
|
2022-11-06 15:42:09 +00:00 |
|
nx86cal.pas
|
|
|
|
nx86cnv.pas
|
* x86: Code generation fixes where FLAGS
|
2022-04-27 20:46:32 +00:00 |
|
nx86con.pas
|
* some fixes for expectloc
|
2021-09-22 22:09:19 +02:00 |
|
nx86inl.pas
|
* use bzhi only (if at all) for in_and_assign_x_y and not other in_*_x_y operations, resolves #40016
|
2022-11-30 22:16:21 +01:00 |
|
nx86ld.pas
|
|
|
|
nx86mat.pas
|
* x86: Made a check for BMI2 more explicit in the integer division code generator
|
2022-09-09 21:02:29 +00:00 |
|
nx86mem.pas
|
|
|
|
nx86set.pas
|
* avoid to generate bt [mem], reg, resolves #40039
|
2022-12-31 18:27:27 +01:00 |
|
rax86.pas
|
* x86_64: warn only on negative offsets if rsp is involed, second part of #40113
|
2023-01-17 23:09:42 +01:00 |
|
rax86att.pas
|
Refuse A_Jcc, A_SETcc, and A_CMOVcc without condition
|
2022-12-10 19:50:47 +00:00 |
|
rax86int.pas
|
Refuse A_Jcc, A_SETcc, and A_CMOVcc without condition
|
2022-12-10 19:50:47 +00:00 |
|
rgx86.pas
|
* x86: Added BEXTR and BZHI to special spilling rules since they follow the same format as SHRX etc.
|
2022-09-10 19:10:55 +00:00 |
|
symi86.pas
|
|
|
|
symx86.pas
|
|
|
|
x86ins.dat
|
* change table updates
|
2022-12-06 22:41:30 +01:00 |
|
x86intr.dat
|
|
|
|
x86mmfirst.inc
|
|
|
|
x86mmsecond.inc
|
|
|
|
x86mmtype.inc
|
|
|
|
x86reg.dat
|
|
|
