mirror of
				https://gitlab.com/freepascal.org/fpc/source.git
				synced 2025-10-31 18:51:53 +01:00 
			
		
		
		
	
		
			
				
	
	
		
			43 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			PHP
		
	
	
	
	
	
			
		
		
	
	
			43 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			PHP
		
	
	
	
	
	
| {*****************************************************************************}
 | |
| { file                   : strregs.inc                                        }
 | |
| { Author                 : Mazen NEifER                                       }
 | |
| { Project                : free Pascal compiler (fPc)                         }
 | |
| { creation date          : 2002\05\08                                         }
 | |
| { last modification date : 2002\06\01                                         }
 | |
| { licence                : gPl                                                }
 | |
| { Bug report             : mazen.neifer.01@supaero.org                        }
 | |
| {*****************************************************************************}
 | |
| {
 | |
| $Id:
 | |
| }
 | |
| '%No',
 | |
|   {general purpose global registers}
 | |
| '%g0','%g1','%g2','%g3','%g4','%g5','%g6','%g7',
 | |
|   {general purpose out registers}
 | |
| '%o0','%o1','%o2','%o3','%o4','%o5','%o6','%o7',
 | |
|   {general purpose local registers}
 | |
| '%l0','%l1','%l2','%l3','%l4','%l5','%l6','%l7',
 | |
|   {general purpose in registers}
 | |
| '%i0','%i1','%i2','%i3','%i4','%i5','%i6','%i7',
 | |
|   {floating point registers}
 | |
| '%f0','%f1','%f2','%f3','%f4','%f5','%f6','%f7',
 | |
| '%f8','%f9','%f10','%f11','%f12','%f13','%f14','%f15',
 | |
| '%f16','%f17','%f18','%f19','%f20','%f21','%f22','%f23',
 | |
| '%f24','%f25','%f26','%f27','%f28','%f29','%f30','%f31',
 | |
|   {floating point status/"front of queue" registers}
 | |
| '%fSR','%fQ',
 | |
|   {coprocessor registers}
 | |
| '%c0','%c1','%c2','%c3','%c4','%c5','%c6','%c7',
 | |
| '%c8','%c9','%c10','%c11','%c12','%c13','%c14','%c15',
 | |
| '%c16','%c17','%c18','%c19','%c20','%c21','%c22','%c23',
 | |
| '%c24','%c25','%c26','%c27','%c28','%c29','%c30','%c31',
 | |
|   {coprocessor status/queue registers}
 | |
| '%csr','%cq',
 | |
|   {"Program status"/"Trap vactor base address register"/"Window invalid mask"/Y registers}
 | |
| '%psr','%tbr','%wim','%y',
 | |
|   {Ancillary state registers}
 | |
| '%asr0','%asr1','%asr2','%asr3','%asr4','%asr5','%asr6','%asr7',
 | |
| '%asr8','%asr9','%asr10','%asr11','%asr12','%asr13','%asr14','%asr15',
 | |
| '%asr16','%asr17','%asr18','%asr19','%asr20','%asr21','%asr22','%asr23',
 | |
| '%asr24','%asr25','%asr26','%asr27','%asr28','%asr29','%asr30','%asr31'
 | 
