paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-11-01 05:43:20 +01:00
Code Issues Packages Projects Releases Wiki Activity
fcc6d3dcd9
fpc/compiler/arm
History
masta 1261d6617d Properly handle MVN in RedundantMovProcess for ARM 
RedundantMovProcess will now also handle MVN, folding

mov r0, r1
mvn r0, r0

into

mvn r0, r1

git-svn-id: trunk@22878 -
2012-10-29 22:53:37 +00:00
..
aasmcpu.pas + add spilling info for the RBIT instruction 2012-10-27 20:17:12 +00:00
agarmgas.pas - removed no longer used/supported af_allowdirect flag (direct assembler 2012-10-21 13:42:58 +00:00
aoptcpu.pas Properly handle MVN in RedundantMovProcess for ARM 2012-10-29 22:53:37 +00:00
aoptcpub.pas * set MaxOps to 4 for the optimizer because fpc generates now mla instructions 2012-08-17 12:38:59 +00:00
aoptcpuc.pas
aoptcpud.pas
armatt.inc Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc) 2012-10-19 18:23:14 +00:00
armatts.inc Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc) 2012-10-19 18:23:14 +00:00
armins.dat Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc) 2012-10-19 18:23:14 +00:00
armnop.inc Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc) 2012-10-19 18:23:14 +00:00
armop.inc Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc) 2012-10-19 18:23:14 +00:00
armreg.dat + Cortex-M3 special registers, resolves #23185 2012-10-21 20:06:07 +00:00
armtab.inc Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc) 2012-10-19 18:23:14 +00:00
cgcpu.pas * fix by Jeppe Johansen for bitscan which was broken by the last fix for normal arm code 2012-10-28 17:57:22 +00:00
cpubase.pas Use TRegNameTable instead of array[tregisterindex] of string[10] 2012-10-22 10:23:21 +00:00
cpuinfo.pas Add implementations for read/write barrier code for ARM 2012-10-27 22:53:44 +00:00
cpunode.pas + take advantage of the mla instruction when calculating array offsets 2012-05-23 20:48:26 +00:00
cpupara.pas Added initial support for the Cortex-M4F FPv4_S16 FPU 2012-10-08 20:10:45 +00:00
cpupi.pas o merge of the branch laksen/arm-embedded of Jeppe Johansen: 2012-10-21 08:39:52 +00:00
cputarg.pas + some generic changes preparing for darwin/arm support 2008-10-02 15:10:13 +00:00
hlcgcpu.pas * create/destroy also the high level code generator for all architectures, 2011-08-20 07:21:16 +00:00
itcpugas.pas Use TRegNameTable instead of array[tregisterindex] of string[10] 2012-10-22 10:23:21 +00:00
narmadd.pas Added initial support for the Cortex-M4F FPv4_S16 FPU 2012-10-08 20:10:45 +00:00
narmcal.pas Added initial support for the Cortex-M4F FPv4_S16 FPU 2012-10-08 20:10:45 +00:00
narmcnv.pas Added initial support for the Cortex-M4F FPv4_S16 FPU 2012-10-08 20:10:45 +00:00
narmcon.pas * fixed ARM and MIPS compilation after r14912 2010-02-18 21:19:17 +00:00
narminl.pas Added initial support for the Cortex-M4F FPv4_S16 FPU 2012-10-08 20:10:45 +00:00
narmmat.pas Added initial support for the Cortex-M4F FPv4_S16 FPU 2012-10-08 20:10:45 +00:00
narmmem.pas + take advantage of the mla instruction when calculating array offsets 2012-05-23 20:48:26 +00:00
narmset.pas + a lot missing flag allocs/deallocs added 2012-08-23 08:54:52 +00:00
pp.lpi.template
raarm.pas o patch by Jeppe Johansen to fix mantis #17472: 2010-12-24 15:54:39 +00:00
raarmgas.pas Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc) 2012-10-19 18:23:14 +00:00
rarmcon.inc + Cortex-M3 special registers, resolves #23185 2012-10-21 20:06:07 +00:00
rarmdwa.inc + Cortex-M3 special registers, resolves #23185 2012-10-21 20:06:07 +00:00
rarmnor.inc + Cortex-M3 special registers, resolves #23185 2012-10-21 20:06:07 +00:00
rarmnum.inc + Cortex-M3 special registers, resolves #23185 2012-10-21 20:06:07 +00:00
rarmrni.inc + Cortex-M3 special registers, resolves #23185 2012-10-21 20:06:07 +00:00
rarmsri.inc + Cortex-M3 special registers, resolves #23185 2012-10-21 20:06:07 +00:00
rarmsta.inc + Cortex-M3 special registers, resolves #23185 2012-10-21 20:06:07 +00:00
rarmstd.inc + Cortex-M3 special registers, resolves #23185 2012-10-21 20:06:07 +00:00
rarmsup.inc + Cortex-M3 special registers, resolves #23185 2012-10-21 20:06:07 +00:00
rgcpu.pas Added support for IT block merging 2012-10-08 14:07:40 +00:00