paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-10-18 14:11:56 +02:00
Code Issues Packages Projects Releases Wiki Activity
38,105 Commits 102 Branches 76 Tags 325 MiB
012da673a8
Commit Graph

563 Commits

Author SHA1 Message Date
masta
012da673a8 Use MatchInstruction in OpCmp2OpS 
MatchInstruction keeps the code a bit more readable and compact.

git-svn-id: trunk@22226 -
 2012-08-23 23:08:26 +00:00
florian
a016bc5ced * white space change 
git-svn-id: trunk@22224 -
 2012-08-23 21:04:31 +00:00
florian
f2ccd6e400 * when doing the AddSubLdr2Ldr optimization check also if the source register of the add is modified before the load 
git-svn-id: trunk@22223 -
 2012-08-23 21:04:21 +00:00
florian
4e2de05667 * don't apply the AddSubLdr2Ldr optimization if the base register in the reference is used/modified during the ldr/str 
git-svn-id: trunk@22222 -
 2012-08-23 21:04:11 +00:00
florian
d89b742109 * apply Add/SubLdr2Ldr only if no condition flags are involved 
git-svn-id: trunk@22221 -
 2012-08-23 21:04:02 +00:00
florian
73d540e7b5 * unsigned byte ldr/str allow also an offset of max. +/-4095 
git-svn-id: trunk@22220 -
 2012-08-23 21:03:52 +00:00
florian
9d20a73986 * optimize also str/ldrb/h/d 
git-svn-id: trunk@22219 -
 2012-08-23 21:03:44 +00:00
florian
1b3e03d72d + DEBUG_AOPTCPU to turn off peephole optimizer messages 
git-svn-id: trunk@22218 -
 2012-08-23 21:03:34 +00:00
florian
8a20ccc5f9 + Add/SubLdr2Ldr optimization 
git-svn-id: trunk@22217 -
 2012-08-23 21:03:24 +00:00
masta
b9fa9da629 Small fixes to OpCmp2OpS 
1.) For UMULL and UMLAL support we would have to make sure the following
code checks RdHi and RdLo, which is currently not supported.
The former code would transform the following

  umull r0, r1, r2, r3
  cmp   r0, #0
  bne   .LSomething

into

  umulls r0,r1,r2,r3
  bne    .LSomething

which is wrong. UMULL has a 64bit result in r1+r0 and checks the full 64bit for 0
before setting the Z flag.

2.) Support MLA.

3.) Support MI/PL/NE/EQ for all instructions. As all of them are setting
the N and Z flags in the same way only based on the result of the
operation not on its input values.

N:=Result[31];
Z:=Result = 0;

Wurst

git-svn-id: trunk@22213 -
 2012-08-23 14:22:29 +00:00
florian
3ad32b6e4e * opcode spelling fixed 
git-svn-id: trunk@22204 -
 2012-08-23 08:55:07 +00:00
florian
935985d0c0 * checked and updated valid opcode for OpCmp2OpS optimization 
git-svn-id: trunk@22203 -
 2012-08-23 08:55:03 +00:00
florian
70009e8ed1 * move flag allocation item 
git-svn-id: trunk@22202 -
 2012-08-23 08:54:58 +00:00
florian
45383fd32d + a lot missing flag allocs/deallocs added 
git-svn-id: trunk@22201 -
 2012-08-23 08:54:52 +00:00
florian
2d2c66467c + optimize op ... / cmp .... when possible 
git-svn-id: trunk@22200 -
 2012-08-23 08:54:47 +00:00
florian
a92ca7c456 * adjust the reg. allocations of the target register in RemoveSuperfluousMove 
git-svn-id: trunk@22194 -
 2012-08-22 19:52:37 +00:00
florian
3d7b603d11 * get rid or move the allocation of the replaced register if possible 
git-svn-id: trunk@22193 -
 2012-08-22 19:52:30 +00:00
florian
77e579f59f * RemoveSuperfluousMove uses FindRegDeAlloc to find out if the register used in the move can be removed 
* RemoveSuperfluousMove fixes partially the register allocation changes caused by the mov

git-svn-id: trunk@22192 -
 2012-08-22 19:52:23 +00:00
florian
5fd457e586 * when determining of a register is used after an instruction, new allocs should not be taken into account 
git-svn-id: trunk@22189 -
 2012-08-22 19:52:03 +00:00
florian
c0425c48fd * make use of GetNextInstructionUsingReg 
git-svn-id: trunk@22186 -
 2012-08-22 19:51:40 +00:00
florian
f3f5be2af1 * RemoveSuperfluousMove should not mess with moves targetting lr or pc 
git-svn-id: trunk@22185 -
 2012-08-22 19:51:31 +00:00
florian
93eb20d407 + GetNextInstructionUsingReg 
git-svn-id: trunk@22184 -
 2012-08-22 19:51:19 +00:00
florian
55e6da6d28 * make cpubase for arm use inlining 
git-svn-id: trunk@22183 -
 2012-08-22 19:51:08 +00:00
florian
d8161c185c + track usage of flags by using a new register RS_/NR_DEFAULTFLAGS 
git-svn-id: trunk@22179 -
 2012-08-22 19:37:51 +00:00
florian
2a14394cf5 * cleaned up scheduler code, created own scheduler class to avoid unneeded passes through the assembler 
git-svn-id: trunk@22133 -
 2012-08-19 19:15:34 +00:00
florian
a3bf956c33 * improved main loop of TCpuPreRegallocScheduler.PeepHoleOptPass1Cpu 
* reordered conditions in scheduler main loop so they abort potentially quicker

git-svn-id: trunk@22132 -
 2012-08-19 19:13:49 +00:00
florian
765fb18679 + add a description to the cpuflags where I know the exact meaning/definition 
git-svn-id: trunk@22119 -
 2012-08-17 20:45:46 +00:00
florian
54e2b40ab4 * revert the parameter type change of the last commit, it was an overleft from a failed fix attempt 
git-svn-id: trunk@22116 -
 2012-08-17 19:36:37 +00:00
florian
ba6ba52e7f * instruction scheduling is pretty slow so make it a level 3 optimization for now 
git-svn-id: trunk@22115 -
 2012-08-17 19:36:29 +00:00
florian
45eafd3e65 * fix MovMov optimization if the second mov is a mov rX,rX 
git-svn-id: trunk@22114 -
 2012-08-17 19:36:22 +00:00
florian
4b4e08c28b * fixes copy&paste errors when moving end of live pointers 
git-svn-id: trunk@22113 -
 2012-08-17 19:36:16 +00:00
florian
53a0d3e3a3 * fixed typo when checking live start of references 
git-svn-id: trunk@22112 -
 2012-08-17 19:36:10 +00:00
florian
5ceeb8aaa9 * enable scheduler when compiling at least with -O2 
git-svn-id: trunk@22111 -
 2012-08-17 19:36:04 +00:00
florian
a693fe9fb7 + implemented TCpuPreRegallocScheduler.SwapRegLive and make use of it to be able to reschedule instructions before register allocation 
git-svn-id: trunk@22110 -
 2012-08-17 19:35:59 +00:00
florian
7e5b8584cf * set MaxOps to 4 for the optimizer because fpc generates now mla instructions 
git-svn-id: trunk@22106 -
 2012-08-17 12:38:59 +00:00
florian
354cac2bb6 + completed arm architectures 
* ldrd/strd and pld collected under the edsp define

git-svn-id: trunk@22104 -
 2012-08-17 10:37:27 +00:00
florian
7588896775 * make use of cpuflags in the arm compiler 
* armv5te architecture

git-svn-id: trunk@22103 -
 2012-08-17 10:37:17 +00:00
florian
e4f89fe524 + introduce cpuflags for arm 
git-svn-id: trunk@22090 -
 2012-08-15 15:49:05 +00:00
florian
ecb037ad79 + tarminnode.pass_1 to set expectloc correctly 
git-svn-id: trunk@22074 -
 2012-08-13 15:03:35 +00:00
florian
d2aa35e9de * throw an internal error if code generation depends on expectloc but expectloc and real loc do not match 
git-svn-id: trunk@22073 -
 2012-08-13 15:02:55 +00:00
florian
33f287d320 + tarminnode.in_smallset making use of tst 
git-svn-id: trunk@22064 -
 2012-08-11 22:10:45 +00:00
florian
19debd87cc * start with a qword aligned frame pointer to enable more ldrd/strd optimizations 
git-svn-id: trunk@22061 -
 2012-08-11 15:12:19 +00:00
florian
371ef7bada * cover more cases in AlignedToQWord 
git-svn-id: trunk@22060 -
 2012-08-11 15:11:43 +00:00
florian
db7e029574 * strd/ldrd optimization might be only done on dword operations 
git-svn-id: trunk@22059 -
 2012-08-11 15:11:10 +00:00
florian
8c45a909be + support ldr/ldr -> ldrd and str/str -> strd optimization where appliable 
git-svn-id: trunk@22058 -
 2012-08-11 11:45:54 +00:00
florian
4d86d25c6c * -O4 switch for optimizations which are correct but which might have unexpected effects 
like field reordering (possible problems cracker classes) or using ebp as normal register (broken
      stack traces from dump_stack)
    + niln is also valid in a cse domain
    * parameters passed by reference shall have a complexity >1
    * load nodes from outer scopes shall have a complexity >1
    * better cse debugging
    + more node types added to cse
    * consider parameters passed by reference in cse
    * take care of cse in parameters in simple cases

git-svn-id: trunk@22050 -
 2012-08-09 18:58:54 +00:00
florian
b330bba0bc + introduce -Oofastmath 
* limit the application of the tree transformation introduced in r21986 to safe cases and -Oofastmath

git-svn-id: trunk@22040 -
 2012-08-08 19:35:45 +00:00
masta
aa21845cd9 Small optimization for OP_AND on ARM 
Especially with 64bit operators the CG sometimes generates:
and r0, r1, #0
Which just clears r0 and is equivalent with
mov r0, #0

git-svn-id: trunk@22032 -
 2012-08-08 06:44:20 +00:00
florian
7513291ad8 * generate different code for OS_S8 -> OS_16 conversion which might fold better, idea by Nico Erfurth 
git-svn-id: trunk@22027 -
 2012-08-07 19:36:46 +00:00
masta
6529307d9e Don't emit useless AND/BICs in ARM CG 
In certain cases the CG would emit something like
bic r1, r0, #0
As BIC is clearing the specified bits this is equivalent to
mov r1, r0
This patch changes the CG to emit the mov instead which the register
allocator will hopefully remove most of the time.

git-svn-id: trunk@22024 -
 2012-08-07 06:46:45 +00:00