paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-05-25 09:04:24 +02:00
Code Issues Packages Projects Releases Wiki Activity
58,410 Commits 100 Branches 75 Tags 287 MiB
487da972ad
Commit Graph

22976 Commits

Author SHA1 Message Date
nickysn
487da972ad + added z80-embedded to the compiler help screen 
git-svn-id: branches/z80@44615 -
 2020-04-05 21:33:34 +00:00
nickysn
052bc6c5e8 * synchronized with trunk 
git-svn-id: branches/z80@44609 -
 2020-04-05 20:52:53 +00:00
nickysn
6dcc12f19b * use the .ihx file name, instead of .elf for the z80-embedded output, because it is in Intel hex 
format, not ELF

git-svn-id: branches/z80@44608 -
 2020-04-05 20:51:54 +00:00
nickysn
891939d7ea + add the -n option first to the sdcc-sdld linker, so it doesn't echo all the data on the screen. For 
debugging purposes, this can be overriden with the -k-p fpc option.

git-svn-id: branches/z80@44607 -
 2020-04-05 20:50:31 +00:00
nickysn
b1047523c8 * moved $MAP earlier in the command line of sdcc-sdld 
git-svn-id: branches/z80@44606 -
 2020-04-05 20:48:37 +00:00
nickysn
9d5a07a59a + allow passing extra options to the sdcc-sdld linker via the -k option 
git-svn-id: branches/z80@44605 -
 2020-04-05 20:36:42 +00:00
nickysn
5b0f177b62 + create linker map file generation added for sdcc-sdld 
git-svn-id: branches/z80@44604 -
 2020-04-05 20:32:25 +00:00
nickysn
77406b1560 * delete the linker response file after linking with sdld 
git-svn-id: branches/z80@44603 -
 2020-04-05 20:26:53 +00:00
nickysn
e73a57652f + initial support for the sdcc-sdld linker for the z80-embedded target 
git-svn-id: branches/z80@44602 -
 2020-04-05 17:46:06 +00:00
florian
0f06a7205b * do not create full copies of objects when object checking is on, resolves #36863 
git-svn-id: trunk@44598 -
 2020-04-05 16:26:10 +00:00
nickysn
d8ca077c33 + add externals as .globl directives in the sdcc-sdasz80 assembler output 
git-svn-id: branches/z80@44587 -
 2020-04-04 23:15:57 +00:00
nickysn
c0b4e5c994 - removed the unused 's: topsize' parameter to TSdccSdasZ80Assembler.WriteOper 
git-svn-id: branches/z80@44586 -
 2020-04-04 23:04:35 +00:00
nickysn
1b06b649a7 * use is_calljmp to determine whether to use WriteOper_jmp in the sdcc-sdasz80 asm writer. This fixes 
asm output for call instructions.

git-svn-id: branches/z80@44585 -
 2020-04-04 23:03:13 +00:00
nickysn
87eae35e2f * synchronize with trunk 
git-svn-id: branches/z80@44584 -
 2020-04-04 22:54:29 +00:00
nickysn
fdc24164a0 + implemented 8-bit signed comparisons as well 
git-svn-id: branches/z80@44583 -
 2020-04-04 20:59:52 +00:00
nickysn
8a1be73ce0 * also use the unsigned 8-bit comparison code for 8-bit signed equal/unequal comparisons 
git-svn-id: branches/z80@44582 -
 2020-04-04 20:28:53 +00:00
nickysn
55c18a11a0 - removed commented out code from TZ80AddNode.second_cmp 
git-svn-id: branches/z80@44581 -
 2020-04-04 20:16:11 +00:00
nickysn
9dc8744b53 - removed debug writeln 
git-svn-id: branches/z80@44580 -
 2020-04-04 20:15:10 +00:00
nickysn
59d7a45215 * generate more optimal code for unsigned 8-bit comparisons in TZ80AddNode.second_cmp 
git-svn-id: branches/z80@44579 -
 2020-04-04 20:14:31 +00:00
nickysn
5585bdb6aa + also support unsigned 8-bit > and <= in TZ80AddNode.second_cmp. All 8-bit unsigned comparisons now 
work.

git-svn-id: branches/z80@44576 -
 2020-04-04 17:49:13 +00:00
nickysn
f52f9dc56b + added a not-yet-complete implementation of TZ80AddNode.second_cmp. Only 8-bit unsigned comparison 
works for now, and only for the <,= and <> operators

git-svn-id: branches/z80@44575 -
 2020-04-04 17:15:31 +00:00
nickysn
3ed692a157 + implemented tcgz80.a_jmp_flags 
git-svn-id: branches/z80@44574 -
 2020-04-04 17:07:54 +00:00
nickysn
ff655543ed + support conditional jumps in the sdcc-sdasz80 assembler writer 
git-svn-id: branches/z80@44573 -
 2020-04-04 17:05:49 +00:00
nickysn
d05a632616 + write jump operands (not all forms supported yet) in the sdcc-sdasz80 asm output 
git-svn-id: branches/z80@44572 -
 2020-04-04 16:59:14 +00:00
nickysn
fb3a079916 * updated TAsmCond and TResFlags for the Z80 
git-svn-id: branches/z80@44571 -
 2020-04-04 16:12:47 +00:00
nickysn
99e304165e * fix for 64-bit OP_AND/OP_OR/OP_XOR in tcgz80.a_op_reg_reg_internal 
git-svn-id: branches/z80@44570 -
 2020-04-04 15:33:01 +00:00
nickysn
c0b3eb70ac + fix for 64-bit OP_NOT in tcgz80.a_op_reg_reg_internal 
git-svn-id: branches/z80@44569 -
 2020-04-04 15:30:43 +00:00
nickysn
5b8fd51b3a + implemented OP_NEG in tcgz80.a_op_reg_reg_internal 
git-svn-id: branches/z80@44568 -
 2020-04-04 15:27:28 +00:00
nickysn
a362c3247d + added instruction encoding info for all the remaining Z80 instructions 
git-svn-id: branches/z80@44567 -
 2020-04-04 13:49:07 +00:00
Károly Balogh
3509d277d0 amiga: use -mtype vlink argument instead of -sc -sd when doing section gc. this prevents merging the bss section into the data section and is more compatible with pre-v2.0 OS versions. needs vlink 0.16b or newer 
git-svn-id: trunk@44559 -
 2020-04-04 11:08:45 +00:00
nickysn
c5aa1193bf + started describing the instructions encoding 
git-svn-id: branches/z80@44558 -
 2020-04-04 02:35:15 +00:00
nickysn
4027ad18e0 + added strict validation for the param types in z80ins.dat 
git-svn-id: branches/z80@44557 -
 2020-04-04 02:11:20 +00:00
nickysn
20eab5582f + generate the Z80 instruction enum and string table from z80ins.dat via a newly created tool 
git-svn-id: branches/z80@44556 -
 2020-04-04 01:36:07 +00:00
nickysn
6a2dbad8ca * synchronize with trunk 
git-svn-id: branches/z80@44555 -
 2020-04-04 00:36:08 +00:00
nickysn
565cc0e96b + created a parseable Z80 instruction description file, very loosely based on x86ins.dat. Parser not 
implemented yet, but will be soon.

git-svn-id: branches/z80@44554 -
 2020-04-04 00:21:50 +00:00
nickysn
9309e2c42e * replace 'add/adc/sub/sbc/and/or/xor/cp orgreg' with 'add/adc/sub/sbc/and/or/xor/cp spilltemp' in 
trgcpu.do_spill_replace

git-svn-id: branches/z80@44553 -
 2020-04-03 22:42:02 +00:00
nickysn
e43834c5d0 * replace 'inc/dec orgreg' with 'inc/dec spilltemp' in trgcpu.do_spill_replace 
git-svn-id: branches/z80@44552 -
 2020-04-03 22:19:40 +00:00
florian
96a368fdf9 * building on non-x86/non-xtensa fixed 
git-svn-id: trunk@44551 -
 2020-04-03 20:40:36 +00:00
florian
89741ddeb5 * lazarus version updated 
git-svn-id: branches/z80@44547 -
 2020-04-03 20:25:47 +00:00
florian
0fc1ba26f8 * compilation fixed 
git-svn-id: branches/z80@44546 -
 2020-04-03 20:25:31 +00:00
florian
3705f95b92 * compilation fixed 
git-svn-id: trunk@44545 -
 2020-04-03 20:15:27 +00:00
florian
af8202be3d * compilation for non-Xtensa targets fixed 
git-svn-id: trunk@44543 -
 2020-04-03 20:15:26 +00:00
florian
fc98a0db4f * cosmetics 
git-svn-id: trunk@44542 -
 2020-04-03 20:15:25 +00:00
florian
c1c201f93c * Xtensa: fix passing of floating point parameters 
git-svn-id: trunk@44541 -
 2020-04-03 20:15:24 +00:00
florian
66cbee5e31 * factor out first_addfloat_soft 
git-svn-id: trunk@44540 -
 2020-04-03 20:15:24 +00:00
florian
fa4cbc89a5 + Xtensa: hard float support, i.e. make use of floating point extension if available 
git-svn-id: trunk@44539 -
 2020-04-03 20:15:23 +00:00
florian
ba3de67f3b + Xtensa: the boolean extension is used as flags 
git-svn-id: trunk@44538 -
 2020-04-03 20:15:22 +00:00
nickysn
9d545342f8 * replace 'add/adc/sub/sbc/and/or/xor/cp A,orgreg' with 'add/adc/sub/sbc/and/or/xor/cp A,spilltemp' in trgcpu.do_spill_replace 
git-svn-id: branches/z80@44537 -
 2020-04-03 20:05:42 +00:00
nickysn
a58bab4318 + replace 'ld orgreg,const' with 'ld spilltemp,const' in trgcpu.do_spill_replace 
git-svn-id: branches/z80@44536 -
 2020-04-03 19:47:47 +00:00
nickysn
fe3f4a7447 * fixes in trgcpu.do_spill_replace 
git-svn-id: branches/z80@44535 -
 2020-04-03 19:41:39 +00:00