paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-09-14 22:09:16 +02:00
Code Issues Packages Projects Releases Wiki Activity
50,557 Commits 101 Branches 76 Tags 324 MiB
50dba9ad66
Commit Graph

50557 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
florian
50dba9ad66 * if both labels of a case label are equal, we still cannot skip the comparison in a jump tree, resolves #31589 
git-svn-id: trunk@35880 -
 2017-04-21 19:32:27 +00:00
michael
80c510b4aa * Patch by C Western to fix use of uninitialized lock (bug ID 31682 
git-svn-id: trunk@35879 -
 2017-04-21 19:25:53 +00:00
michael
6252a02fe1 * Fixed 24688 
git-svn-id: trunk@35878 -
 2017-04-21 19:11:10 +00:00
michael
6a5ed4ac5b * Fixed bug #31687 
git-svn-id: trunk@35877 -
 2017-04-21 18:44:49 +00:00
michael
b38a7fb852 * Fix bug #31691 
git-svn-id: trunk@35876 -
 2017-04-21 18:40:34 +00:00
Mattias Gaertner
c52668a0ed pastojs: improved error message typeinfo 
git-svn-id: trunk@35875 -
 2017-04-21 13:46:48 +00:00
Mattias Gaertner
3688141236 fcl-passrc: resolver: mark unary expression operand access, analyzer: typeinfo(function) publish only result type, not function 
git-svn-id: trunk@35874 -
 2017-04-21 13:46:09 +00:00
Mattias Gaertner
7cb1159f13 pastojs: typeinfo of function result, Result and Self 
git-svn-id: trunk@35873 -
 2017-04-21 12:39:31 +00:00
Mattias Gaertner
6a64b2f8a1 fcl-passrc: resolver: use canonical class-of for class functions 
git-svn-id: trunk@35872 -
 2017-04-21 12:38:32 +00:00
Mattias Gaertner
10df48a129 pastojs: rtti nativeint 
git-svn-id: trunk@35871 -
 2017-04-21 09:10:05 +00:00
Mattias Gaertner
5b98efe397 pasresolver: fixed const c=[enum..enum] 
git-svn-id: trunk@35870 -
 2017-04-21 09:09:31 +00:00
Mattias Gaertner
cbeead79ec pastojs: fixed compile 
git-svn-id: trunk@35869 -
 2017-04-21 08:31:07 +00:00
Mattias Gaertner
74899a889a fcl-passrc: resolver: allow overriding names of base types 
git-svn-id: trunk@35868 -
 2017-04-21 08:30:28 +00:00
Mattias Gaertner
798c1c71e6 pastojs: fixed typeinfo arg dyn array 
git-svn-id: trunk@35867 -
 2017-04-20 21:16:58 +00:00
Mattias Gaertner
1c3b8c70f7 fcl-passrc: added uintsingle, intsingle, uintdouble, intdouble 
git-svn-id: trunk@35866 -
 2017-04-20 21:16:35 +00:00
Mattias Gaertner
88600b71ef fcl-passrc: useanalyzer: mark enumvalue parent types 
git-svn-id: trunk@35865 -
 2017-04-20 19:14:00 +00:00
Mattias Gaertner
db6e47a22c pastojs: typeinfo(classofvar) 
git-svn-id: trunk@35864 -
 2017-04-20 18:14:02 +00:00
Mattias Gaertner
8da6a9fc84 fcl-passrc: fixed function type inside function 
git-svn-id: trunk@35863 -
 2017-04-20 18:13:33 +00:00
Mattias Gaertner
13bc0cfdd6 pastojs: typeinfo(classof) 
git-svn-id: trunk@35862 -
 2017-04-20 15:28:39 +00:00
nickysn
869f395a31 + added knowledge to the compiler for the x86 instructions, that don't read 
their input registers, in case both parameters are the same register (e.g.
  xor eax, eax; sub eax, eax; etc.)

git-svn-id: trunk@35861 -
 2017-04-20 15:11:56 +00:00
Mattias Gaertner
f91e72391d pastojs: fixed compilation 
git-svn-id: trunk@35860 -
 2017-04-20 13:26:55 +00:00
Mattias Gaertner
67369b38ba fcl-passrc: find overload with array lit param 
git-svn-id: trunk@35859 -
 2017-04-20 13:26:41 +00:00
nickysn
328d546155 + extend the i8086 peephole optimization that converts certain sequences to lds 
and les instructions to also support the lss, lfs and lgs instructions on i386
  (won't be generated by the current code generator, but might become useful in
  the future, if we start using the fs and gs segment registers as well)

git-svn-id: trunk@35858 -
 2017-04-20 13:00:26 +00:00
nickysn
ec11864272 * use a native sized int register for the shift count in in_sar_assign_x_y, 
in_shl_assign_x_y,in_shr_assign_x_y,in_rol_assign_x_y,in_ror_assign_x_y

git-svn-id: trunk@35857 -
 2017-04-20 12:38:54 +00:00
nickysn
af235cae86 * use TEST CL,32 instead of TEST ECX,32 in the beginning of a 64-bit shl/shr 
sequence on i386

git-svn-id: trunk@35856 -
 2017-04-19 21:30:31 +00:00
nickysn
12a1ad66b2 + added the Ch_RDirFlag change attribute to the STOSx instructions (previously 
was missing, due to the 3 attributes per instruction limit)

git-svn-id: trunk@35855 -
 2017-04-19 20:23:24 +00:00
Mattias Gaertner
6d2dbb564c pastojs: show jsvalue ninstead of custom in incompatible type messages 
git-svn-id: trunk@35854 -
 2017-04-19 20:13:13 +00:00
Mattias Gaertner
a63cdac0f3 fcl-passrc: allow override basetypenames, fixed analyzer tpasargument 
git-svn-id: trunk@35853 -
 2017-04-19 20:12:26 +00:00
Mattias Gaertner
511339d70a pastojs: check only allowed basetypes 
git-svn-id: trunk@35852 -
 2017-04-19 18:39:09 +00:00
Mattias Gaertner
8376f3c126 pas-fclsrc: emit element hints, type shortstring[] 
git-svn-id: trunk@35851 -
 2017-04-19 18:38:18 +00:00
nickysn
9303a8f61a * changed the x86 TInsProp.Ch structure from a 3-element array to a pascal set; 
this removes the limit of 3 Ch_XXX flags per instruction (thus allowing adding
  more precise flags, e.g. for tracking only certain bits of the flags register,
  etc.) and avoids the ugliness of having the Ch_None filler, which makes
  x86ins.dat less readable.

git-svn-id: trunk@35850 -
 2017-04-19 16:48:35 +00:00
nickysn
189e49998c * fixes to the x86 instruction flags tracking attributes: 
* AAA and AAS also read flags (AF)
  * CMC reads and writes flags (it inverts CF)
  * CMPSx and SCASx write flags
  * CMPSx, SCASx, LODSx, STOSx, MOVSx read the direction flag
  * NOT doesn't affect flags
  * REP isn't affected by and doesn't affect flags
  * REPE/REPNE/REPZ/REPNZ/REPC/REPNC don't write flags, only read them
  * ROL and ROR don't read flags
  * SAL doesn't read flags
  * SHLD and SHRD don't read flags

git-svn-id: trunk@35849 -
 2017-04-19 15:42:50 +00:00
nickysn
7ee0c07b8d + added flags register tracking for many i8086 operations 
git-svn-id: trunk@35848 -
 2017-04-19 13:46:20 +00:00
Mattias Gaertner
efe23d612b pastojs: proc type reference-to 
git-svn-id: trunk@35847 -
 2017-04-19 13:30:46 +00:00
Mattias Gaertner
863e0c1956 fcl-passrc: resolver: proc type reference-to 
git-svn-id: trunk@35846 -
 2017-04-19 13:30:32 +00:00
Mattias Gaertner
3f3f921b18 pastojs: eopPower 
git-svn-id: trunk@35845 -
 2017-04-18 22:49:35 +00:00
Mattias Gaertner
f93b706e82 fcl-passrc: resolver: eopDivide 
git-svn-id: trunk@35844 -
 2017-04-18 22:49:06 +00:00
Mattias Gaertner
dd9630b1d7 pastojs: external names can be char 
git-svn-id: trunk@35843 -
 2017-04-18 21:37:34 +00:00
Mattias Gaertner
4f11e61033 fcl-passrc: external names can be char 
git-svn-id: trunk@35842 -
 2017-04-18 21:37:23 +00:00
nickysn
e708a76f70 * some i386 optimizations for 64-bit SHL/SHR/SAR in tcg64f386.a_op64_const_reg: 
* only use SHx/RCx when optimizing for size
  * use ADD reglo,reglo + ADC reghi,reghi for SHL by 1 on i386 and i486

git-svn-id: trunk@35841 -
 2017-04-18 21:30:31 +00:00
Mattias Gaertner
e47747380e pastojs: local vars $mod and self, no createCallBack for procs, nested inherited 
git-svn-id: trunk@35840 -
 2017-04-18 20:31:50 +00:00
Mattias Gaertner
5cf503f57d fcl-passrc: nested inherited, emit hints for call overload error 
git-svn-id: trunk@35839 -
 2017-04-18 20:30:55 +00:00
nickysn
0264c4cace + implemented OP_SHR/OP_SHL/OP_SAR correctly in tcg64f386.a_op64_const_ref for 
const values larger than 31

git-svn-id: trunk@35838 -
 2017-04-18 16:02:48 +00:00
nickysn
16af6f03fb + support OP_SHR/OP_SHL/OP_SAR/OP_ROL/OP_ROR in tcgx86.a_op_reg_ref 
git-svn-id: trunk@35837 -
 2017-04-18 15:14:28 +00:00
nickysn
d7b8d8dd54 * don't emit the "SUB ECX,32" instruction on i386, when doing a 64-bit shift by 
reg, with a value >=32. The instruction is redundant, because the SHL/SHR
  instructions already AND mask the shift count by 31.

git-svn-id: trunk@35836 -
 2017-04-18 15:09:20 +00:00
nickysn
d7c8a081a1 + enable using the cg64 ops OP_SHR/OP_SHL/OP_SAR on i386 for implementing the 
64-bit in_sar/shl/shr_assign_x_y inline nodes

git-svn-id: trunk@35835 -
 2017-04-18 14:36:41 +00:00
nickysn
03dfa07ebc + implemented OP_SHR/OP_SHL/OP_SAR in i386's tcg64f386.a_op64_reg_ref 
git-svn-id: trunk@35834 -
 2017-04-18 14:34:20 +00:00
pierre
17b2671213 Regenerate all Makefile's after changes related to FPCDIR checks 
git-svn-id: trunk@35833 -
 2017-04-18 14:15:47 +00:00
nickysn
3d28878210 + added taicpu.op_reg_reg_ref() constructor for x86, in order to support the 
shld/shrd [ref],reg,CL instructions

git-svn-id: trunk@35832 -
 2017-04-18 12:47:57 +00:00
nickysn
10d7603dce + implemented OP_SHR/OP_SHL/OP_SAR support in tcg64f386.a_op64_reg_reg 
git-svn-id: trunk@35831 -
 2017-04-18 12:24:46 +00:00