paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-06-01 12:22:35 +02:00
Code Issues Packages Projects Releases Wiki Activity
59,776 Commits 100 Branches 75 Tags 303 MiB
b88d12c7b9
Commit Graph

733 Commits

Author SHA1 Message Date
florian
f798141d30 * simplified code 
git-svn-id: trunk@46333 -
 2020-08-08 14:48:24 +00:00
florian
995d2d280a - no need to call add_move_instruction if data is moved between different register classes 
git-svn-id: trunk@46332 -
 2020-08-08 14:48:24 +00:00
florian
e2bf83b573 * do not spill_replace if the register is used another time in the instruction 
git-svn-id: trunk@46331 -
 2020-08-08 14:48:23 +00:00
Károly Balogh
f20c76d73b m68k: fixed a long standing issue, where FPU registers would be clamped to single precision during spilling 
git-svn-id: trunk@46307 -
 2020-08-07 07:54:26 +00:00
florian
28f25b2df0 * reworked usage of tcgnotnode.handle_locjump 
git-svn-id: trunk@46275 -
 2020-08-05 21:15:32 +00:00
Jonas Maebe
eb7ba1690e * mark all external assemblers using an LLVM tool using af_llvm 
+ added support for constructing target triplets
  * pass "-target triplet" when using an LLVM assembler
   o removed no longer needed $DARWINVERSION and $ARCH parameters
  * consistently use as_clang_gas when clang is used to assembler GAS-style
    assembly, and rename as_llcm_clang to as_clang_llvm (for consistency)
  * support pipe assembling when using clang on *nix in all cases

git-svn-id: trunk@45807 -
 2020-07-19 14:30:35 +00:00
Jonas Maebe
e7d1a77f9a * rename the ARM/AArch64-Darwin targets to ARM/AArch64-iOS 
* rename the m68k/PowerPC-MacOS targets to m68k/PowerPC-MacOSClassic
  * repurpose the AArch64/Darwin target for AArch64/macOS
   o make AArch64-Darwin default target for a hosted AArch64-Darwin compiler

git-svn-id: trunk@45758 -
 2020-07-10 21:52:24 +00:00
Károly Balogh
58af742f3a m68k: atari syscalls might also destroy D2 and A2 
git-svn-id: trunk@45469 -
 2020-05-23 11:13:07 +00:00
Károly Balogh
c38efe6d18 m68k: tabs to spaces and indentation fix, no functional change 
git-svn-id: trunk@45389 -
 2020-05-16 19:15:52 +00:00
Károly Balogh
2c8db3bb9e m68k: add support for bitfield instructions as CPU capability 
git-svn-id: trunk@45383 -
 2020-05-16 13:47:18 +00:00
Károly Balogh
04a42bef84 m68k: fixed instruction code formatting in the generated include 
git-svn-id: trunk@45314 -
 2020-05-08 21:06:59 +00:00
Károly Balogh
6753f86987 m68k: migrate the compiler to the new instruction tables and drop the old ones 
git-svn-id: trunk@45312 -
 2020-05-08 12:33:04 +00:00
Károly Balogh
bc9b8af04b m68k: add the converted includes, based on m68kins.dat 
git-svn-id: trunk@45311 -
 2020-05-08 12:11:13 +00:00
Károly Balogh
d5874b0088 m68k: added a full instruction table (minus CF MAC/EMAC instructions for now), based on vasm, and the required tool to process it 
git-svn-id: trunk@45310 -
 2020-05-08 12:05:11 +00:00
Károly Balogh
fc5c35362b m68k: preparations for upcoming full instruction tables, mostly converting code away from using sets of opcodes 
git-svn-id: trunk@45307 -
 2020-05-07 23:30:13 +00:00
Károly Balogh
89d9679b53 m68k: have an arch-specific second_length implementation, to make sure length() doesn't return its result in an address register 
git-svn-id: trunk@45201 -
 2020-05-01 12:06:43 +00:00
nickysn
a8fe46c0f5 + introduced labelmaxlen in tasminfo and added code in ReplaceForbiddenAsmSymbolChars that limits the 
output label to that length

git-svn-id: branches/z80@45066 -
 2020-04-25 12:59:25 +00:00
Károly Balogh
56ad37133e m68k-amiga: hack to avoid a linker (vlink) warning about merging sections with different flags together. Amiga doesn't support true read only sections anyway 
git-svn-id: trunk@44757 -
 2020-04-17 23:09:16 +00:00
Jonas Maebe
592df7fa59 * disable cs_opt_regvar on all platforms when compiled for LLVM (LLVM does 
that itself, our LLVM code generator can't handle it, and if it did then
    afterwards we would have to spill 90% of those register variables again
    to make them SSA)

git-svn-id: trunk@44062 -
 2020-01-29 22:21:07 +00:00
florian
b7c6e01b03 * cleaning up tcgsize: it makes no sense to declare every combination and type 
the different vector types must be either handled in the high level cg or
    by using the shuffle parameter

git-svn-id: trunk@43860 -
 2020-01-04 21:54:53 +00:00
Jonas Maebe
1e3f72403e * renamed getintparaloc to getcgtempparaloc 
o it can be used for more than integer parameters

git-svn-id: trunk@43781 -
 2019-12-24 22:12:25 +00:00
florian
e1e8986462 * patch by J. Gareth Moreton, issue #36271, part 3: support for the other architectures 
git-svn-id: trunk@43441 -
 2019-11-10 16:11:40 +00:00
pierre
7d12e8cc6d Avoid warnings for m68k compiler 
git-svn-id: trunk@43391 -
 2019-11-05 10:00:48 +00:00
pierre
1bed61195e Fix m68k errors with -CriotR option 
git-svn-id: trunk@43165 -
 2019-10-10 21:57:07 +00:00
Károly Balogh
eb71d11b99 m68k: also handle OS_64 register sizes in cgsize2subreg 
git-svn-id: trunk@43045 -
 2019-09-20 13:48:30 +00:00
Károly Balogh
435b57bdb1 m68k: allow vecnode to use word size index registers 
git-svn-id: trunk@43044 -
 2019-09-20 11:37:18 +00:00
Károly Balogh
19a6964088 m68k: add subregisters. on 68k, these are not as universal as on x86 and work differently, but the compiler needs this infrastructure to do 16bit math (which is a massive improvement on '000) or word-size indexes on CPUs which support it 
git-svn-id: trunk@43043 -
 2019-09-20 11:35:35 +00:00
Károly Balogh
aea0f3e667 m68k: build fix (premature commits are the root of all evil too) 
git-svn-id: trunk@42966 -
 2019-09-09 07:47:34 +00:00
Károly Balogh
d25820b830 m68k: added CPUM68K_HAS_BYTEWORDMATH and CPUM68K_HAS_INDEXWORD capabilities 
git-svn-id: trunk@42964 -
 2019-09-08 22:43:34 +00:00
Károly Balogh
353fc13257 m68k: cleanup of the ancient mess from cgsize2subreg 
git-svn-id: trunk@42949 -
 2019-09-08 13:55:19 +00:00
Károly Balogh
fa1203029f m68k: use cpu_capabilities when deciding to inject scaling into a ref. also allow scaling in more cases. 
git-svn-id: trunk@42947 -
 2019-09-08 13:37:22 +00:00
Károly Balogh
50fe8f70f5 m68k: make sure we're not trying to allocate a subregister for float paras when R_SUBWHOLE <> R_SUBNONE 
git-svn-id: trunk@42946 -
 2019-09-08 13:34:39 +00:00
Károly Balogh
16fc8c8d9a m68k: added some handling for the explicit precision FPU instructions in the spilling and optimizer. fixed a_fsabs and a_fdabs names 
git-svn-id: trunk@42943 -
 2019-09-08 09:21:17 +00:00
Károly Balogh
fd1d227175 m68k: more refactoring for fpu_capabilities instead of hardwired fpu types. 68040 and 68060 fpu types should now work 
git-svn-id: trunk@42929 -
 2019-09-06 07:56:06 +00:00
Károly Balogh
db2875ceba m68k: added the remaining instructions with explicit rounding precision. fixed fsflmul to be fsglmul (this is also typo in the original 68k PRM) 
git-svn-id: trunk@42928 -
 2019-09-06 07:25:45 +00:00
Károly Balogh
2a87b885b1 m68k: added the most important FPU instructions with explicit rounding precision (eg. FSADD/FDADD) 
git-svn-id: trunk@42927 -
 2019-09-05 21:51:36 +00:00
Károly Balogh
5eee29e5d1 m68k: refactor some code to not fail when the tasmop set will be bigger than 256 elements 
git-svn-id: trunk@42926 -
 2019-09-05 21:49:27 +00:00
Károly Balogh
de095c4631 m68k: refactoring to use fpu_capabilities at more places instead of hardwiring certain fpu types 
git-svn-id: trunk@42925 -
 2019-09-05 21:43:51 +00:00
Károly Balogh
36286441b2 m68k: try to optimize realconst operands into B/W/L sized integer operands. these are shorter to encode - which almost always means faster on m68k 
git-svn-id: trunk@42923 -
 2019-09-05 19:32:57 +00:00
florian
69786ffe73 somehow committing went wrong, second part of last commit: 
+ AArch64: support for vX.8b/vX.16b register names
+ support for more than 256 registers in the register dat files
- removed totherregisterset
+ AArch64: use vmov to load immediates if possible
+ AArch64: use eor to clear mm registers

git-svn-id: trunk@42917 -
 2019-09-03 21:07:33 +00:00
Károly Balogh
0ef47f6426 m68k: tabs 2 spaces, no functional changes 
git-svn-id: trunk@42829 -
 2019-08-26 13:08:39 +00:00
Károly Balogh
d29f44e1c7 m68k: rework of the inline nodes to use fpu_capabilities. added fast path for round/trunc (enabled for fastmath only) 
git-svn-id: trunk@42814 -
 2019-08-25 12:12:15 +00:00
Károly Balogh
3662afe93b m68k: added more cpu capabilities. changed the CG at a few places to actually use them 
git-svn-id: trunk@42763 -
 2019-08-22 15:38:08 +00:00
Károly Balogh
4936358bee m68k: fpu capabilities support 
git-svn-id: trunk@42739 -
 2019-08-19 15:07:22 +00:00
Károly Balogh
90bab63e51 m68k/vasm: remove bits of Linux support. this combination has never really been tested or supported, and got broken recently. m68k-elf-linux has good enough GNU binutils anyway 
git-svn-id: trunk@42597 -
 2019-08-07 09:04:57 +00:00
Jonas Maebe
ce598c15ec * factored out the conditions under which add nodes need to perform 
overflow checks
   o in particular ensure that cpu-specific overrides don't perform overflow
     checks when nf_internal is set

git-svn-id: trunk@42573 -
 2019-08-03 12:19:50 +00:00
Jonas Maebe
3fee990218 * on Mach-O, PECOFF and ELF platforms, write local symbols as hidden/ 
private_extern (or plain global in case of PECOFF, as the effect is
    the same there): visible across object files, but they become local
    when linked into a binary/library. This enables cross-unit inlining
    of functions accessig implementation-only symbols.

git-svn-id: trunk@42340 -
 2019-07-07 21:33:43 +00:00
pierre
828a248287 Systematically include fpcdefs.inc at sart of all units used by compiler 
git-svn-id: trunk@42322 -
 2019-07-03 13:35:05 +00:00
Jonas Maebe
a0e35fd1bc * synchronised with trunk till r42118 
git-svn-id: branches/debug_eh@42119 -
 2019-05-25 13:19:06 +00:00
Jonas Maebe
77658b925b * disable regular array -> dynamic array type coversion support unless 
{$modeswitch arraytodynarray} is active (mantis #35576)
   o changed compiler to compile without this modeswitch
   o added the modeswitch to a test that depends on it

git-svn-id: trunk@42118 -
 2019-05-25 12:31:32 +00:00