paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-06 19:28:38 +02:00
Code Issues Packages Projects Releases Wiki Activity
66,717 Commits 100 Branches 75 Tags 316 MiB
dc04a8a677
Commit Graph

431 Commits

Author SHA1 Message Date
Pierre Muller
dc04a8a677 Fix storing of unaligned 64-bit to memory 2023-04-21 10:32:13 +01:00
Pierre Muller
d18ff64ed7 Fix a_load64_reg_ref and a_load64_ref_reg mips methods 2022-11-07 22:24:34 +00:00
Pierre Muller
c96bb0f416 Handle unaligned references in 64-bit a_load_ref_reg and a_load_reg_ref methods 2022-11-06 22:14:38 +00:00
Pierre Muller
b8920670f4 Change is_macro to return true for A_JAL if in pic mode 2022-09-20 22:33:14 +01:00
florian
85c7368759 * handle also simulated flags in tmipselnotnode.second_boolean, resolves #39877 2022-08-24 21:16:23 +02:00
florian
9c72ab651d * use g_concatcopy_unaligned on MIPS if needed 2022-08-06 15:04:35 +02:00
florian
d153c75e84 * small MIPS64 fix 2022-06-13 23:07:43 +02:00
florian
9201047f31 * a few more MISP64 fixes 2022-06-11 23:09:15 +02:00
florian
4149562787 * more MIPS64 fixes 2022-06-10 23:20:38 +02:00
florian
8bd1f19639 * few MIPS64 fixes 2022-06-09 22:55:24 +02:00
florian
27fb9086aa * cleanup: cs_opt_loopunroll is a generic optimization for a long time already 2022-03-08 23:03:18 +01:00
Pierre Muller
b048ae37b2 Fix loading of 64-bit constant into register for 64-bit mips CPU 2022-02-15 19:51:26 +00:00
florian
ba51494bd7 * more MIPS64 fixes 2022-02-09 22:59:46 +01:00
florian
bbece3e668 * MIPS64 can 
* MIPS64 does not need separate 64 bit code path for ordinals
 2022-02-08 23:08:32 +01:00
Florian Klämpfl
9348f58e70 * cosmetics 2022-02-06 20:13:51 +01:00
Pierre Muller
a9c67f22fd Add use of SD instruction in tcgmips.a_load_reg_ref method 2022-02-04 22:54:58 +00:00
Pierre Muller
c2ffd51c63 Fix compilation from 32-bit CPU by avoiding use of aint variable in for loop 2022-02-04 18:32:49 +00:00
florian
b2e553d3c4 * mips64el compiler can be compiled 2022-02-03 23:15:34 +01:00
florian
03f4685455 + sanity checks in mips and sparc register allocator 2021-12-17 21:25:17 +01:00
florian
6404478ea4 * cleanup of VER3_0 defines 2021-11-17 22:19:57 +01:00
florian
ff3acfb8cd * cleanup of 2.7.0 defines 2021-10-31 13:20:28 +01:00
pierre
75a9c5b500 Also avoid invalid typecast for RegLoadedWithNewValue method for mips, sparcgen and xtensa 
git-svn-id: trunk@49186 -
 2021-04-12 08:57:23 +00:00
pierre
01a351f804 Fix for bug report 38549 about wrong code generation 
for mips/mipsel and riscv32/riscv64 CPUs for 
  set operators '<=' and '>='.
  New tests for this bug report.
  tw38549.pp, main source, also included 
  by tw38549a.pp, tw38549b.pp, tw38459c.pp and tw38459d.pp
  with explicit {$packset X}, with X=1,2,4, or 8 added.

git-svn-id: trunk@48874 -
 2021-03-03 22:15:20 +00:00
florian
637976e83f * patch by Marģers to unify internal error numbers, resolves #37888 
git-svn-id: trunk@47103 -
 2020-10-13 19:59:01 +00:00
florian
28f25b2df0 * reworked usage of tcgnotnode.handle_locjump 
git-svn-id: trunk@46275 -
 2020-08-05 21:15:32 +00:00
yury
cc936710a0 * mips: Added support for unaligned load/store. It greatly improves performance and prevents bus errors on systems which do not emulate unaligned memory access. 
git-svn-id: trunk@45871 -
 2020-07-28 20:08:41 +00:00
yury
6478a727d7 * Fixed the peephole optimization of conditional movs for mips. 
git-svn-id: trunk@45826 -
 2020-07-22 11:40:21 +00:00
pierre
0c6998bb11 Try to fix mipsel-android by making sure P does not point to a freed instruction 
git-svn-id: trunk@45812 -
 2020-07-19 21:21:18 +00:00
Jonas Maebe
eb7ba1690e * mark all external assemblers using an LLVM tool using af_llvm 
+ added support for constructing target triplets
  * pass "-target triplet" when using an LLVM assembler
   o removed no longer needed $DARWINVERSION and $ARCH parameters
  * consistently use as_clang_gas when clang is used to assembler GAS-style
    assembly, and rename as_llcm_clang to as_clang_llvm (for consistency)
  * support pipe assembling when using clang on *nix in all cases

git-svn-id: trunk@45807 -
 2020-07-19 14:30:35 +00:00
florian
9710b2cbb4 + some basic stuff for mips64el 
git-svn-id: trunk@45614 -
 2020-06-07 20:04:17 +00:00
nickysn
a8fe46c0f5 + introduced labelmaxlen in tasminfo and added code in ReplaceForbiddenAsmSymbolChars that limits the 
output label to that length

git-svn-id: branches/z80@45066 -
 2020-04-25 12:59:25 +00:00
Jonas Maebe
592df7fa59 * disable cs_opt_regvar on all platforms when compiled for LLVM (LLVM does 
that itself, our LLVM code generator can't handle it, and if it did then
    afterwards we would have to spill 90% of those register variables again
    to make them SSA)

git-svn-id: trunk@44062 -
 2020-01-29 22:21:07 +00:00
yury
1b3a3a7983 * Removed lot of unused local vars. It is useful to turn on the notes in options. :) 
git-svn-id: trunk@44053 -
 2020-01-28 18:45:33 +00:00
Jonas Maebe
1e3f72403e * renamed getintparaloc to getcgtempparaloc 
o it can be used for more than integer parameters

git-svn-id: trunk@43781 -
 2019-12-24 22:12:25 +00:00
florian
ef87879402 * common naming for fpu_none string 
git-svn-id: trunk@43768 -
 2019-12-24 16:14:28 +00:00
pierre
a9bb9f7310 Add '.module nomips16' at assembly entry for mips/mipsel unless -a5 option is used 
git-svn-id: trunk@43600 -
 2019-11-27 22:56:35 +00:00
florian
f505822ab5 o patch by J. Gareth Moreton: 
* fix jump optimizer for MIPS(EL).
    + New method called "MakeUnconditional" introduced that can do platform-specific changes

git-svn-id: trunk@43518 -
 2019-11-20 22:12:26 +00:00
florian
a969097a80 * optimization Move removed 4 fixed 
git-svn-id: trunk@43493 -
 2019-11-16 14:04:02 +00:00
florian
e1e8986462 * patch by J. Gareth Moreton, issue #36271, part 3: support for the other architectures 
git-svn-id: trunk@43441 -
 2019-11-10 16:11:40 +00:00
florian
88a8871c62 * read more types of references properly 
git-svn-id: trunk@43433 -
 2019-11-09 21:58:31 +00:00
florian
79dfd9fb51 + MIPS: take care of setnoat 
git-svn-id: trunk@43432 -
 2019-11-09 21:58:30 +00:00
florian
69786ffe73 somehow committing went wrong, second part of last commit: 
+ AArch64: support for vX.8b/vX.16b register names
+ support for more than 256 registers in the register dat files
- removed totherregisterset
+ AArch64: use vmov to load immediates if possible
+ AArch64: use eor to clear mm registers

git-svn-id: trunk@42917 -
 2019-09-03 21:07:33 +00:00
Jonas Maebe
ce598c15ec * factored out the conditions under which add nodes need to perform 
overflow checks
   o in particular ensure that cpu-specific overrides don't perform overflow
     checks when nf_internal is set

git-svn-id: trunk@42573 -
 2019-08-03 12:19:50 +00:00
Jonas Maebe
3fee990218 * on Mach-O, PECOFF and ELF platforms, write local symbols as hidden/ 
private_extern (or plain global in case of PECOFF, as the effect is
    the same there): visible across object files, but they become local
    when linked into a binary/library. This enables cross-unit inlining
    of functions accessig implementation-only symbols.

git-svn-id: trunk@42340 -
 2019-07-07 21:33:43 +00:00
pierre
828a248287 Systematically include fpcdefs.inc at sart of all units used by compiler 
git-svn-id: trunk@42322 -
 2019-07-03 13:35:05 +00:00
Jonas Maebe
a0e35fd1bc * synchronised with trunk till r42118 
git-svn-id: branches/debug_eh@42119 -
 2019-05-25 13:19:06 +00:00
Jonas Maebe
77658b925b * disable regular array -> dynamic array type coversion support unless 
{$modeswitch arraytodynarray} is active (mantis #35576)
   o changed compiler to compile without this modeswitch
   o added the modeswitch to a test that depends on it

git-svn-id: trunk@42118 -
 2019-05-25 12:31:32 +00:00
Jonas Maebe
1b6425176b * synchronised with trunk till r42049 
git-svn-id: branches/debug_eh@42050 -
 2019-05-12 18:44:05 +00:00
Jonas Maebe
281b3ad276 * fix case completeness and unreachable code warnings in compiler that would 
be introduced by the next commit

git-svn-id: trunk@42046 -
 2019-05-12 14:29:03 +00:00
Jonas Maebe
a079e5fa80 * synchronised with trunk till r41449 
git-svn-id: branches/debug_eh@41450 -
 2019-02-24 20:01:53 +00:00