fpc/compiler/avr
2021-10-24 12:40:37 +02:00
..
aasmcpu.pas * AVR: do not insert jmp if not supported 2021-10-24 12:40:37 +02:00
agavrgas.pas * LDD/STD need always an offset, resolves #33086 2018-01-28 21:06:13 +00:00
aoptcpu.pas * patch by Christo Crause: support for megaAVR 0 and tinyAVR 0/1, #36616, part 1/3 2021-10-24 12:40:37 +02:00
aoptcpub.pas
aoptcpud.pas
avrreg.dat
ccpuinnr.inc - Adds intrinsics to save/restore SREG when disabling interrupts. 2021-10-24 12:40:36 +02:00
cgcpu.pas * patch by Christo Crause: support for megaAVR 0 and tinyAVR 0/1, #36616, part 1/3 2021-10-24 12:40:37 +02:00
cpubase.pas + AVR: GetDefaultZeroReg and GetDefaultTmpReg 2021-10-24 12:40:37 +02:00
cpuinfo.pas * patch by Christo Crause: support for megaAVR 0 and tinyAVR 0/1, #36616, part 1/3 2021-10-24 12:40:37 +02:00
cpunode.pas + implemented some AVR specific intrinsics 2017-11-01 16:33:34 +00:00
cpupara.pas + AVR: initial support for the avrtiny architecture 2021-10-24 12:40:37 +02:00
cpupi.pas
cputarg.pas
hlcgcpu.pas
itcpugas.pas
navradd.pas + AVR: GetDefaultZeroReg and GetDefaultTmpReg 2021-10-24 12:40:37 +02:00
navrcnv.pas
navrinl.pas AVR: Add optimizations for sign testing, and a better Abs() implementation. 2021-10-24 12:40:36 +02:00
navrmat.pas * AVR: use CP ...,r1 instead of CPI ...,0 to enable all registers being used as first operand 2021-10-24 12:40:37 +02:00
navrmem.pas
navrutil.pas
raavr.pas * max_operands needs only to be 2 on avr 2021-10-24 12:40:36 +02:00
raavrgas.pas * keep track of the temp position separately from the offset in references, 2018-04-22 17:03:16 +00:00
ravrcon.inc
ravrdwa.inc
ravrnor.inc
ravrnum.inc
ravrrni.inc
ravrsri.inc
ravrsta.inc
ravrstd.inc
ravrsup.inc
rgcpu.pas + AVR: initial support for the avrtiny architecture 2021-10-24 12:40:37 +02:00
symcpu.pas
tripletcpu.pas * merged macOS/AArch64 support + revisions these changes depended on 2020-09-15 19:40:36 +00:00