.. |
a64att.inc
|
* added some missing instructions and aliases, reordered them according
|
2015-02-23 22:48:24 +00:00 |
a64atts.inc
|
* added some missing instructions and aliases, reordered them according
|
2015-02-23 22:48:24 +00:00 |
a64ins.dat
|
* added some missing instructions and aliases, reordered them according
|
2015-02-23 22:48:24 +00:00 |
a64nop.inc
|
+ instruction table generator for arm64
|
2012-11-01 16:11:19 +00:00 |
a64op.inc
|
* added some missing instructions and aliases, reordered them according
|
2015-02-23 22:48:24 +00:00 |
a64reg.dat
|
+ FPCR, FPSR and TPIDR registers
|
2015-02-23 22:50:44 +00:00 |
a64tab.inc
|
+ instruction table generator for arm64
|
2012-11-01 16:11:19 +00:00 |
aasmcpu.pas
|
* fixed/completed spilling_get_operation_type
|
2015-02-23 22:53:17 +00:00 |
agcpugas.pas
|
+ AArch64 assembler writer
|
2015-02-23 22:51:22 +00:00 |
aoptcpu.pas
|
+ assembler optimizer unit skeleton
|
2012-11-01 20:09:12 +00:00 |
aoptcpub.pas
|
+ assembler optimizer unit skeleton
|
2012-11-01 20:09:12 +00:00 |
aoptcpud.pas
|
+ assembler optimizer unit skeleton
|
2012-11-01 20:09:12 +00:00 |
cgcpu.pas
|
+ condition code operand for aarch64
|
2015-02-23 22:51:19 +00:00 |
cpubase.pas
|
* fixed std_param_align
|
2015-02-23 22:52:55 +00:00 |
cpuinfo.pas
|
+ change always floating point divisions into multiplications if they are a power of two,
|
2014-11-16 20:47:38 +00:00 |
cpunode.pas
|
* cpunode: added ncgcal, corrected ncpuinln -> ncpuinl
|
2015-02-23 22:52:17 +00:00 |
cpupara.pas
|
* pass "const" arrays always by reference, because there is a lot of hacky
|
2015-02-23 22:50:32 +00:00 |
cpupi.pas
|
+ dummy AArch64 cpupi unit
|
2015-02-23 22:52:11 +00:00 |
cputarg.pas
|
+ AArch64 cputarg
|
2015-02-23 22:52:39 +00:00 |
hlcgcpu.pas
|
+ dummy AArch64 hlcgcpu
|
2015-02-23 22:52:14 +00:00 |
itcpugas.pas
|
+ ARM64 GAS instruction table unit
|
2012-11-01 20:09:47 +00:00 |
ncpuadd.pas
|
+ initial implementation of aarch64 add nodes
|
2015-02-23 22:50:07 +00:00 |
ncpucnv.pas
|
+ initial implementation of aarch64 type conversion nodes
|
2015-02-23 22:50:10 +00:00 |
ncpuinl.pas
|
+ inlined support for round/trunc on AArch64
|
2015-02-23 22:53:07 +00:00 |
ncpumat.pas
|
+ aarch64 math nodes implementation
|
2015-02-23 22:50:13 +00:00 |
ra64con.inc
|
+ FPCR, FPSR and TPIDR registers
|
2015-02-23 22:50:44 +00:00 |
ra64dwa.inc
|
+ FPCR, FPSR and TPIDR registers
|
2015-02-23 22:50:44 +00:00 |
ra64nor.inc
|
+ FPCR, FPSR and TPIDR registers
|
2015-02-23 22:50:44 +00:00 |
ra64num.inc
|
+ FPCR, FPSR and TPIDR registers
|
2015-02-23 22:50:44 +00:00 |
ra64rni.inc
|
+ FPCR, FPSR and TPIDR registers
|
2015-02-23 22:50:44 +00:00 |
ra64sri.inc
|
+ FPCR, FPSR and TPIDR registers
|
2015-02-23 22:50:44 +00:00 |
ra64sta.inc
|
+ FPCR, FPSR and TPIDR registers
|
2015-02-23 22:50:44 +00:00 |
ra64std.inc
|
+ FPCR, FPSR and TPIDR registers
|
2015-02-23 22:50:44 +00:00 |
ra64sup.inc
|
+ FPCR, FPSR and TPIDR registers
|
2015-02-23 22:50:44 +00:00 |
racpu.pas
|
+ Aarch64 assembler reader
|
2015-02-23 22:52:36 +00:00 |
racpugas.pas
|
+ Aarch64 assembler reader
|
2015-02-23 22:52:36 +00:00 |
rgcpu.pas
|
+ initial implementation of aarch64 register allocator
|
2015-02-23 22:50:01 +00:00 |
symcpu.pas
|
Fix a typo. The CPU specific version of "ttypesym" should be called "tcputypesym" and not "tcpuypesym".
|
2014-04-11 14:30:59 +00:00 |