| .. |
|
aasmcpu.pas
|
* handle jump tables correctly when inserting constant pools on arm thumb
|
2013-08-23 18:41:21 +00:00 |
|
agarmgas.pas
|
+ basic support for pic on arm-linux
|
2013-08-19 21:35:37 +00:00 |
|
aoptcpu.pas
|
* disable optimization LdrbAnd2Ldrb for arm thumb as it is currently done
|
2013-08-23 18:41:26 +00:00 |
|
aoptcpub.pas
|
* set MaxOps to 4 for the optimizer because fpc generates now mla instructions
|
2012-08-17 12:38:59 +00:00 |
|
aoptcpuc.pas
|
|
|
|
aoptcpud.pas
|
|
|
|
armatt.inc
|
+ SVC instruction
|
2013-03-24 20:22:06 +00:00 |
|
armatts.inc
|
+ SVC instruction
|
2013-03-24 20:22:06 +00:00 |
|
armins.dat
|
+ SVC instruction
|
2013-03-24 20:22:06 +00:00 |
|
armnop.inc
|
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
2012-10-19 18:23:14 +00:00 |
|
armop.inc
|
+ SVC instruction
|
2013-03-24 20:22:06 +00:00 |
|
armreg.dat
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
armtab.inc
|
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
2012-10-19 18:23:14 +00:00 |
|
cgcpu.pas
|
* arm thumb does not support ror reg1,reg2,#imm
|
2013-08-23 18:41:24 +00:00 |
|
cpubase.pas
|
Merge r22905 and r22906
|
2013-03-10 10:45:34 +00:00 |
|
cpuelf.pas
|
+ ELF linker back-ends for ARM and MIPS.
|
2013-01-13 18:05:19 +00:00 |
|
cpuinfo.pas
|
patch by Michael Ring:
|
2013-04-29 19:57:08 +00:00 |
|
cpunode.pas
|
+ take advantage of the mla instruction when calculating array offsets
|
2012-05-23 20:48:26 +00:00 |
|
cpupara.pas
|
* don't use the paracgsize in get_paraloc_def(), because it generally
|
2013-06-02 14:05:07 +00:00 |
|
cpupi.pas
|
+ PIC support for Darwin/ARM:
|
2013-08-22 08:14:24 +00:00 |
|
cputarg.pas
|
* Sync with trunk r23404.
|
2013-01-16 13:21:51 +00:00 |
|
hlcgcpu.pas
|
* create/destroy also the high level code generator for all architectures,
|
2011-08-20 07:21:16 +00:00 |
|
itcpugas.pas
|
* remove unused units from uses statements
|
2013-01-03 23:07:09 +00:00 |
|
narmadd.pas
|
removed some code which must never be called, added an internalerror() instead
|
2013-08-23 15:58:37 +00:00 |
|
narmcal.pas
|
* moved ARM/x86 ifdef'ed code from ncgcal to virtual methods
|
2013-04-07 13:42:06 +00:00 |
|
narmcnv.pas
|
+ support for LOC_(C)MMREGISTER in hlcg
|
2013-05-31 12:05:14 +00:00 |
|
narmcon.pas
|
* remove unused units from uses statements
|
2013-01-03 23:07:09 +00:00 |
|
narminl.pas
|
+ support for LOC_(C)MMREGISTER in hlcg
|
2013-05-31 12:05:14 +00:00 |
|
narmmat.pas
|
* first_moddivint should not change the return type if div/mul/add is used
|
2013-08-23 15:23:00 +00:00 |
|
narmmem.pas
|
* prevent generation of mul/mla statements with illegal registers
|
2013-08-23 15:22:41 +00:00 |
|
narmset.pas
|
* arm thumb2 does not understand tst reg1,reg2,lsl reg3
|
2013-08-23 15:22:44 +00:00 |
|
pp.lpi.template
|
|
|
|
raarm.pas
|
|
|
|
raarmgas.pas
|
Add support in ARM assembler reader for ldr reg, =literal syntax
|
2013-07-21 16:06:57 +00:00 |
|
rarmcon.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmdwa.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmnor.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmnum.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmrni.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmsri.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmsta.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmstd.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmsup.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rgcpu.pas
|
* using r13 and r15 is on arm thumb2 also forbidden under certain conditions for the instructions A_SUB,A_AND,A_BIC,A_EOR
|
2013-08-23 15:22:55 +00:00 |
