| .. |
|
aasmcpu.pas
|
* specify the def of assembler level symbols defined via
|
2016-07-20 20:52:59 +00:00 |
|
agarmgas.pas
|
* restructured the the TExternalAssembler constructors so that the
|
2016-11-09 19:51:20 +00:00 |
|
aoptcpu.pas
|
Restricted MlaCmp>Mlas optimization to only work in ARM mode.
|
2017-06-26 18:14:46 +00:00 |
|
aoptcpub.pas
|
* ARM: instructions do modify the base register of pre/postindexed references. Report this fact in spilling_get_operation_type_ref and RegModifiedByInstruction functions.
|
2014-09-22 16:18:16 +00:00 |
|
aoptcpud.pas
|
|
|
|
armatt.inc
|
Add support for writeback in RFE and SRS instructions.
|
2015-12-26 23:53:11 +00:00 |
|
armatts.inc
|
Add support for writeback in RFE and SRS instructions.
|
2015-12-26 23:53:11 +00:00 |
|
armins.dat
|
+ support fmrrd/fmdrr, resolves #32398
|
2018-02-17 16:32:11 +00:00 |
|
armnop.inc
|
+ support fmrrd/fmdrr, resolves #32398
|
2018-02-17 16:32:11 +00:00 |
|
armop.inc
|
Add support for writeback in RFE and SRS instructions.
|
2015-12-26 23:53:11 +00:00 |
|
armreg.dat
|
Added some APSR register bitmask definitions.
|
2014-12-12 22:23:44 +00:00 |
|
armtab.inc
|
+ support fmrrd/fmdrr, resolves #32398
|
2018-02-17 16:32:11 +00:00 |
|
cgcpu.pas
|
Generate bx lr exit instruction in Thumb-2 instead of mov pc,lr as bx lr will trigger an exception return but mov doesn't.
|
2017-06-26 08:05:31 +00:00 |
|
cpubase.pas
|
* renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can
|
2016-12-16 22:41:21 +00:00 |
|
cpuelf.pas
|
AROS: added arm-aros target to compiler and fpcmake
|
2016-11-06 10:51:45 +00:00 |
|
cpuinfo.pas
|
+ patch by Simon Ameis: adds all the STM32F091* microcontroller units to the list of supported ARM MCUs, resolves issue #32484
|
2017-10-01 18:59:01 +00:00 |
|
cpunode.pas
|
* automatically generate necessary indirect symbols when a new assembler
|
2016-07-20 20:53:03 +00:00 |
|
cpupara.pas
|
* use pocalls_cdecl and cstylearrayofconst more consistently instead of
|
2017-02-25 11:46:35 +00:00 |
|
cpupi.pas
|
* renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can
|
2016-12-16 22:41:21 +00:00 |
|
cputarg.pas
|
AROS: added arm-aros target to compiler and fpcmake
|
2016-11-06 10:51:45 +00:00 |
|
hlcgcpu.pas
|
+ added volatility information to all memory references
|
2016-11-27 18:17:37 +00:00 |
|
itcpugas.pas
|
|
|
|
narmadd.pas
|
+ enable use of vfma and friends on arm when doing fastmath optimizations
|
2016-03-06 13:33:27 +00:00 |
|
narmcal.pas
|
syscalls: unify call reference creation across 4 different CPU archs. less copypasted code, brings x86_64 AROS support up to speed
|
2016-12-02 09:29:09 +00:00 |
|
narmcnv.pas
|
* tarmtypeconvnode.first_int_to_real should call the generic method in the parent class, if soft fpu code is generated, resolves #31350
|
2017-02-12 16:05:13 +00:00 |
|
narmcon.pas
|
+ added volatility information to all memory references
|
2016-11-27 18:17:37 +00:00 |
|
narminl.pas
|
+ added volatility information to all memory references
|
2016-11-27 18:17:37 +00:00 |
|
narmmat.pas
|
* fixes not(<qwordbool>) on arm
|
2018-02-16 22:38:35 +00:00 |
|
narmmem.pas
|
* generic part of r26050 from the hlcgllvm branch: made tcgvecnode hlcg-safe
|
2015-02-23 22:56:00 +00:00 |
|
narmset.pas
|
* Removed unused vars.
|
2017-05-04 10:38:49 +00:00 |
|
pp.lpi.template
|
|
|
|
raarm.pas
|
|
|
|
raarmgas.pas
|
* factored out check to determine whether a variable can be subscripted in
|
2018-01-01 14:29:21 +00:00 |
|
rarmcon.inc
|
Added some APSR register bitmask definitions.
|
2014-12-12 22:23:44 +00:00 |
|
rarmdwa.inc
|
Added some APSR register bitmask definitions.
|
2014-12-12 22:23:44 +00:00 |
|
rarmnor.inc
|
Added some APSR register bitmask definitions.
|
2014-12-12 22:23:44 +00:00 |
|
rarmnum.inc
|
Added some APSR register bitmask definitions.
|
2014-12-12 22:23:44 +00:00 |
|
rarmrni.inc
|
Added some APSR register bitmask definitions.
|
2014-12-12 22:23:44 +00:00 |
|
rarmsri.inc
|
Added some APSR register bitmask definitions.
|
2014-12-12 22:23:44 +00:00 |
|
rarmsta.inc
|
Added some APSR register bitmask definitions.
|
2014-12-12 22:23:44 +00:00 |
|
rarmstd.inc
|
Added some APSR register bitmask definitions.
|
2014-12-12 22:23:44 +00:00 |
|
rarmsup.inc
|
Added some APSR register bitmask definitions.
|
2014-12-12 22:23:44 +00:00 |
|
rgcpu.pas
|
* offset of vstr/vld is limited to +/- 1020, take care of this during spilling
|
2017-02-04 18:42:02 +00:00 |
|
symcpu.pas
|
arm: arm-aros syscall support
|
2016-11-06 14:31:42 +00:00 |
