| .. |
|
aasmcpu.pas
|
+ MIPS: Use INS and EXT instructions for bit manipulations when target CPU type is set to mips32r2.
|
2013-07-02 14:21:29 +00:00 |
|
aoptcpu.pas
|
|
|
|
aoptcpub.pas
|
|
|
|
aoptcpud.pas
|
|
|
|
cgcpu.pas
|
* MIPS: handle 8 and 16-bit arithmetic shifts internally, by shifting argument left by 24/16 bits, followed with 32-bit arithmetic shift right by appropriately adjusted amount.
|
2013-07-08 08:45:16 +00:00 |
|
cpubase.pas
|
* MIPS: fixed cgsize2subreg to return correct result for float registers.
|
2013-06-13 23:50:20 +00:00 |
|
cpuelf.pas
|
+ MIPS linker: support linking PIC object files with non-PIC ones, by routing absolute calls into PIC code through stubs that load R25.
|
2013-03-31 19:58:52 +00:00 |
|
cpugas.pas
|
* MIPS: 3-operand forms of DIV and DIVU are not macros if first operand is $zero.
|
2013-06-20 13:14:38 +00:00 |
|
cpuinfo.pas
|
* Fixed label optimizer to work with MIPS, and enabled level 1 optimization for MIPS targets.
|
2013-07-03 14:40:24 +00:00 |
|
cpunode.pas
|
Remove more TABs in sources
|
2012-09-06 08:11:59 +00:00 |
|
cpupara.pas
|
+ MIPS: implemented parameter location reusing, eliminating second copy of (potentially large) records passed by value. When parameter is passed both in registers and stack, let it have a single LOC_REFERENCE location on callee side, and store relevant registers on stack (into 16-byte area reserved by ABI) early in prologue.
|
2013-06-25 08:15:17 +00:00 |
|
cpupi.pas
|
+ MIPS: implemented parameter location reusing, eliminating second copy of (potentially large) records passed by value. When parameter is passed both in registers and stack, let it have a single LOC_REFERENCE location on callee side, and store relevant registers on stack (into 16-byte area reserved by ABI) early in prologue.
|
2013-06-25 08:15:17 +00:00 |
|
cputarg.pas
|
+ ELF linker back-ends for ARM and MIPS.
|
2013-01-13 18:05:19 +00:00 |
|
hlcgcpu.pas
|
+ MIPS: Use INS and EXT instructions for bit manipulations when target CPU type is set to mips32r2.
|
2013-07-02 14:21:29 +00:00 |
|
itcpugas.pas
|
|
|
|
mipsreg.dat
|
Change std reg names to allow use with GAS assembler
|
2012-07-04 16:24:11 +00:00 |
|
ncpuadd.pas
|
* MIPS: improved 64-bit comparisons by using cg.a_cmp_reg_reg_label, uses less instructions and registers when comparing with zero.
|
2013-06-28 15:46:17 +00:00 |
|
ncpucall.pas
|
Remove more TABs in sources
|
2012-09-06 08:11:59 +00:00 |
|
ncpucnv.pas
|
- MIPS: removed target-specific real_to_real conversion, generic code handles it just well.
|
2013-07-11 08:28:24 +00:00 |
|
ncpuinln.pas
|
|
|
|
ncpuld.pas
|
- Removed tcgloadnode.generate_picvaraccess, it is never used and is not necessary because PIC stuff is handled at lower levels.
|
2013-06-02 10:49:17 +00:00 |
|
ncpumat.pas
|
* MIPS: div/mod and 32-bit shifts: don't bother reusing argument locations, always allocate new register and emit 3-address instructions.
|
2013-07-08 11:51:39 +00:00 |
|
ncpuset.pas
|
* MIPS case node: simplified code a bit.
|
2013-06-15 12:36:21 +00:00 |
|
opcode.inc
|
- MIPS: removed opcodes that are not in any known documentation.
|
2013-07-01 06:09:53 +00:00 |
|
racpugas.pas
|
+ Added mips32r2 opcodes needed for pic32.
|
2013-06-03 20:01:30 +00:00 |
|
rgcpu.pas
|
+ MIPS: prevent coalescing written-to registers with $sp,$fp,$zero and $at.
|
2013-06-15 04:04:08 +00:00 |
|
rmipscon.inc
|
|
|
|
rmipsdwf.inc
|
|
|
|
rmipsgas.inc
|
|
|
|
rmipsgri.inc
|
|
|
|
rmipsgss.inc
|
|
|
|
rmipsnor.inc
|
|
|
|
rmipsnum.inc
|
|
|
|
rmipsrni.inc
|
|
|
|
rmipssri.inc
|
Change std reg names to allow use with GAS assembler
|
2012-07-04 16:24:11 +00:00 |
|
rmipssta.inc
|
|
|
|
rmipsstd.inc
|
Change std reg names to allow use with GAS assembler
|
2012-07-04 16:24:11 +00:00 |
|
rmipssup.inc
|
|
|
|
strinst.inc
|
- MIPS: removed opcodes that are not in any known documentation.
|
2013-07-01 06:09:53 +00:00 |
