| .. |
|
aasmcpu.pas
|
+ arm: tsettings.instructionset
|
2013-08-25 21:56:12 +00:00 |
|
agarmgas.pas
|
+ arm: tsettings.instructionset
|
2013-08-25 21:56:12 +00:00 |
|
aoptcpu.pas
|
* fixed LdrLdr2LdrMov optimisation in case the first and second ldr have
|
2013-10-14 12:49:34 +00:00 |
|
aoptcpub.pas
|
* set MaxOps to 4 for the optimizer because fpc generates now mla instructions
|
2012-08-17 12:38:59 +00:00 |
|
aoptcpuc.pas
|
|
|
|
aoptcpud.pas
|
|
|
|
armatt.inc
|
added the ADR ARM pseudo instruction to instruction list
|
2013-11-05 13:16:33 +00:00 |
|
armatts.inc
|
added the ADR ARM pseudo instruction to instruction list
|
2013-11-05 13:16:33 +00:00 |
|
armins.dat
|
added the ADR ARM pseudo instruction to instruction list
|
2013-11-05 13:16:33 +00:00 |
|
armnop.inc
|
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
2012-10-19 18:23:14 +00:00 |
|
armop.inc
|
added the ADR ARM pseudo instruction to instruction list
|
2013-11-05 13:16:33 +00:00 |
|
armreg.dat
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
armtab.inc
|
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
2012-10-19 18:23:14 +00:00 |
|
cgcpu.pas
|
* (re)set upper bits of register when appropriate for all operations in
|
2013-10-22 07:41:52 +00:00 |
|
cpubase.pas
|
Implement support for saving and restoring address registers.
|
2013-10-05 21:43:42 +00:00 |
|
cpuelf.pas
|
+ ELF linker back-ends for ARM and MIPS.
|
2013-01-13 18:05:19 +00:00 |
|
cpuinfo.pas
|
+ cpu flag CPUARM_HAS_THUMB_IDIV
|
2013-10-05 12:38:55 +00:00 |
|
cpunode.pas
|
+ take advantage of the mla instruction when calculating array offsets
|
2012-05-23 20:48:26 +00:00 |
|
cpupara.pas
|
+ arm: tsettings.instructionset
|
2013-08-25 21:56:12 +00:00 |
|
cpupi.pas
|
* correct ofset for saving floating point registers + explanation behind
|
2013-10-14 12:49:31 +00:00 |
|
cputarg.pas
|
* Sync with trunk r23404.
|
2013-01-16 13:21:51 +00:00 |
|
hlcgcpu.pas
|
|
|
|
itcpugas.pas
|
* remove unused units from uses statements
|
2013-01-03 23:07:09 +00:00 |
|
narmadd.pas
|
removed the const-in-the-left internalerror
|
2013-08-27 16:18:53 +00:00 |
|
narmcal.pas
|
* moved ARM/x86 ifdef'ed code from ncgcal to virtual methods
|
2013-04-07 13:42:06 +00:00 |
|
narmcnv.pas
|
+ support for LOC_(C)MMREGISTER in hlcg
|
2013-05-31 12:05:14 +00:00 |
|
narmcon.pas
|
* remove unused units from uses statements
|
2013-01-03 23:07:09 +00:00 |
|
narminl.pas
|
added missing closing parentheses
|
2013-09-04 14:56:53 +00:00 |
|
narmmat.pas
|
+ cpu flag CPUARM_HAS_THUMB_IDIV
|
2013-10-05 12:38:55 +00:00 |
|
narmmem.pas
|
+ arm: tsettings.instructionset
|
2013-08-25 21:56:12 +00:00 |
|
narmset.pas
|
+ arm: tsettings.instructionset
|
2013-08-25 21:56:12 +00:00 |
|
pp.lpi.template
|
|
|
|
raarm.pas
|
|
|
|
raarmgas.pas
|
support label offsets for ARM like GAS, allows things like ADR r4, .label + 256
|
2013-11-05 18:10:54 +00:00 |
|
rarmcon.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmdwa.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmnor.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmnum.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmrni.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmsri.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmsta.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmstd.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rarmsup.inc
|
+ Cortex-M3 special registers, resolves #23185
|
2012-10-21 20:06:07 +00:00 |
|
rgcpu.pas
|
+ arm: tsettings.instructionset
|
2013-08-25 21:56:12 +00:00 |
