paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-11-19 19:19:32 +01:00
Code Issues Packages Projects Releases Wiki Activity
41,779 Commits 102 Branches 76 Tags 277 MiB
05489d6e05
Commit Graph

15988 Commits

Author SHA1 Message Date
sergei
05489d6e05 * SPARC: fixed g_intf_wrapper for non-virtual methods once again, my initial assumption was not correct: a wrapper does not necessarily reference methods from the class that implements the interface, it may be methods from parent classes, which can be located arbitrarily far away in address space. 
Now using code from g_external_wrapper, which has no distance limit and is only one instruction longer.

git-svn-id: trunk@26319 -
 2013-12-30 11:51:57 +00:00
sergei
bf94257310 * SPARC: simplified and fixed a_load_const_reg method, was generating redundant instructions for constants with non-zero bits 10..12. 
git-svn-id: trunk@26318 -
 2013-12-30 09:59:41 +00:00
Jonas Maebe
d2b8275b99 + support for arbitrary encodings in readstr/writestr 
o set the code page of the temporary "text" file to utf-8 for writestr with
     unicodestring/widestring as destination, so that no data loss can occur
     (+ properly deal with cases whereby part of an utf-8 character is
      written to the textbuf in this case)
   o explicitly pass the code page of the destination ansistring for writestr
     with ansistring as destination and set it for the temporary "text" file
   o set the code page of the text file for readstr

git-svn-id: trunk@26317 -
 2013-12-29 19:18:49 +00:00
nickysn
f69a76b5b1 * generate shorter code on 8-bit and 16-bit CPUs in thlcg2ll.location_force_reg, 
when converting a LOC_JUMP location to a (OS_INT<x<=32)-bit reg location
  (the optimization is similar to r26314, but is for non 64-bit destinations).

git-svn-id: trunk@26315 -
 2013-12-29 19:07:35 +00:00
nickysn
9ec84d1259 * generate shorter code on 8 and 16-bit CPUs in thlcg2ll.location_force_reg, 
when converting a LOC_JUMP location to a 64-bit reg location by only setting
  the low OS_INT-sized register to 0 or 1 in the false/true label parts and then
  initializing the remaining registers (obtainable via GetNextReg()) to 0 in the
  common part after the jumps.

git-svn-id: trunk@26314 -
 2013-12-29 17:28:35 +00:00
nickysn
6d48b32115 * fixes and improvements in tcg8086.a_load_reg_reg for the case when the src and 
dest are subregisters of the same superregister, but of different sizes:
   o Do not emit spurious moves from a register to the same register.
   o Correctly support the case when converting from 16-bit to 32-bit int.
     Previously it didn't work correctly, because in this particular case, due
     to the way the GetNextReg scheme works, we have reg1=reg2.

git-svn-id: trunk@26313 -
 2013-12-29 17:15:58 +00:00
nickysn
4e795eca99 * fixes for 16 and 8-bit ALUs in thlcg2ll.location_force_reg for the cases when 
converting from a LOC_FLAGS or LOC_JUMP location to a 64-bit reg location.
  This fixes test/cg/tcnvint1.pp on i8086 after r26301.

git-svn-id: trunk@26312 -
 2013-12-29 14:30:41 +00:00
florian
27f6fd1c2c * use new shl/shr constant folding (of r26295) only if forinline is set 
* explicitly simplify tree after constant propagation

git-svn-id: trunk@26311 -
 2013-12-29 14:09:03 +00:00
sergei
34cde7a07a * SPARC, tsparcaddnode.second_cmp64bit: don't copy LOC_CREGISTER locations, and handle comparison with constants without loading them into register (if possible). 
git-svn-id: trunk@26309 -
 2013-12-29 10:12:19 +00:00
sergei
f8a60522d4 - SPARC: removed 3 code generator methods, they provide no difference in generated code from generic code generator. 
git-svn-id: trunk@26307 -
 2013-12-29 10:00:09 +00:00
florian
880201e56c + pointerconstn is also a constant node 
git-svn-id: trunk@26305 -
 2013-12-28 20:20:00 +00:00
florian
de3a116a28 * handle records with size 0 as function results correctly 
git-svn-id: trunk@26303 -
 2013-12-28 20:19:56 +00:00
florian
561ec1f782 * unified internal errors 
git-svn-id: trunk@26302 -
 2013-12-28 20:19:54 +00:00
florian
2081b9cad7 * do not convert a boolean to a 32 bit int first when converting to a 64 bit int, this causes data loss when casting e.g. a qwordbool to a qword 
git-svn-id: trunk@26301 -
 2013-12-28 20:19:51 +00:00
florian
27ac68cdc7 * be more careful when removing dead stores 
* take care also of staticvarsyms when removing dead stores

git-svn-id: trunk@26298 -
 2013-12-28 20:19:42 +00:00
florian
e9777503d1 * check addr_taken when propagating constants 
* do constant propagation on static var syms as well

git-svn-id: trunk@26297 -
 2013-12-28 20:19:40 +00:00
florian
b1ee6f282c * set successor node for load nodes as well, they can be generated when inlining 
git-svn-id: trunk@26296 -
 2013-12-28 20:19:38 +00:00
florian
89663e499b * fold shifting of constants equally to cpus 
* test adapted, e.g. 1 shl 63 needs now an explicit cast to qword for the one: qword(1) shl 63

git-svn-id: trunk@26295 -
 2013-12-28 20:19:35 +00:00
sergei
d70a880f33 * SPARC: properly justify parameters on stack with size less than 4, fixes failure on tests/cg/tcalext5.pp 
git-svn-id: trunk@26294 -
 2013-12-28 09:23:10 +00:00
sergei
176d8434e4 * SPARC: completely rewrote PIC-related code, got it twice shorter in source lines and much less instructions in generated code. 
+ Enable registers %i0..%i5 and %o7 for use by reg.allocator.

Some notable properties of this implementation are:
  o pi_needs_got flag can be safely set during pass 2, so not setting it occasionally in pass 1 does not result in internal error.
  o Reg.allocator configuration is independent from PIC. If procedure requires GOT, register %l7 is allocated at the prologue, making it unavailable to RA.
  o GOT is stored in fixed %l7 register, but it is trivial to switch over to virtual register.

git-svn-id: trunk@26293 -
 2013-12-27 19:53:38 +00:00
sergei
1a3b46967e + Two more checks for access to global data and setting the pi_needs_got flag, intended for targets that require decision about PIC code generation strictly before pass 2. 
git-svn-id: trunk@26292 -
 2013-12-27 13:41:36 +00:00
sergei
eaba90dda7 * SPARC: since peephole optimizer recognizes only one conditional branching instruction, generate all branches using A_Bxx opcode, and change it to A_FBxx if necessary when writing assembler. This enables optimization of floating-point branches. 
* Assembler reader: rewrote branch condition matching part, don't try to match integer suffixes to floating-point branches and vice versa.

git-svn-id: trunk@26290 -
 2013-12-27 06:45:49 +00:00
sergei
890d757573 + SPARC: override g_external_wrapper method and emit PIC-safe jump without distance limit. Mantis #25455. 
git-svn-id: trunk@26286 -
 2013-12-26 07:37:22 +00:00
nickysn
fdd36b4603 * on i8086 with regvars on, do not notify the register allocator of moves to BX. 
This fixes compilation of unit math (and the whole RTL) with regvars enabled.

git-svn-id: trunk@26282 -
 2013-12-25 12:19:21 +00:00
sergei
e6a9bfdc1d * SPARC, g_concatcopy and g_concatcopy_unaligned: removed strange (probably long outdated) comments and unnecessary operations. 
* g_concatcopy: avoid taking address of references if possible.

git-svn-id: trunk@26281 -
 2013-12-25 10:45:25 +00:00
sergei
03fb83cc01 * SPARC: fixed PIC interface wrappers for non-virtual methods. The fix uses branching with 8 MB distance limit, but in particular case of interface wrappers this limit applies to code size of a single unit, not to entire program, and is therefore hard enough to reach. 
git-svn-id: trunk@26279 -
 2013-12-25 08:13:10 +00:00
nickysn
420f30bacd * fixed the handling of OS_PAIR/OS_SPAIR-sized parameters in ncgutil.gen_load_cgpara_loc. This fixes 32-bit regvar'd parameters on i8086. 
git-svn-id: trunk@26278 -
 2013-12-24 23:07:44 +00:00
yury
eea69a2947 * ppudump: Fixed json and xml output of inline types in array declaration. 
git-svn-id: trunk@26277 -
 2013-12-24 12:32:55 +00:00
nickysn
af49e50a3c * do not cause an internal error when location_reg2string is called on a 
location where the registers have been translated (i.e. not imaginary), but
  GetNextReg is necessary to get some of the registers (only on 16/8-bit CPUs).
  The missing registers are indicated as '??'. This avoids a crash when
  compiling a system unit on i8086 with regvars enabled and withous -sr, while
  still giving the full list of registers when compiling with -sr.

git-svn-id: trunk@26276 -
 2013-12-24 00:01:28 +00:00
nickysn
338d72f564 * extracted the code from psub.translate_registers for generating the name of 
the registers from a tlocation to a new function called location_reg2string
+ added support for 16-bit and 8-bit ALUs in location_reg2string

git-svn-id: trunk@26275 -
 2013-12-23 22:58:32 +00:00
yury
996ee048be * ppudump: Properly handle type definitions inside a class definition for json and xml output. 
git-svn-id: trunk@26273 -
 2013-12-23 14:45:03 +00:00
nickysn
99770d367f * 16-bit and 8-bit ALU fixes in tcgtempdeletenode.pass_generate_code 
git-svn-id: trunk@26272 -
 2013-12-23 14:09:28 +00:00
nickysn
39c54bf077 * handle ait_varloc in the nasm writer. This allows compiling the system unit 
for i8086 with regvars and -sr for debugging purposes.

git-svn-id: trunk@26271 -
 2013-12-23 13:27:22 +00:00
yury
bc14407ffe * ppudump: Deref index -1 is valid for absolute symbols. Handle this. 
git-svn-id: trunk@26270 -
 2013-12-23 12:26:28 +00:00
sergei
65d24e000f * SPARC: generate PIC prologue as recommended by ABI, it does not require FPC_GETGOT helper. 
git-svn-id: trunk@26264 -
 2013-12-22 14:20:18 +00:00
sergei
6469d41e2a * SPARC: removed 32 bit shift code, and adjusted 64-bit shifts to take advantage of 3-address instructions (a port of r26142 for MIPS) 
git-svn-id: trunk@26263 -
 2013-12-22 14:09:24 +00:00
sergei
58cc531dd9 * SPARC: convert from int64/qword to float using genmath helpers. Removes dependency on softfloat code. 
git-svn-id: trunk@26262 -
 2013-12-22 14:02:34 +00:00
sergei
5ccdfcf106 * SPARC: optimized a_op_const_reg and a_op_const_reg_reg, take advantage of optimize_op_const functionality. 
git-svn-id: trunk@26261 -
 2013-12-22 13:54:49 +00:00
sergei
9a486d73ba + SPARC: support FNEGd/FNEGq internal instructions, and use them to implement floating-point negation more efficiently. 
git-svn-id: trunk@26259 -
 2013-12-21 16:27:24 +00:00
sergei
8ecad469a6 * Reverted r26256 since it produced wrong results if argument of inc/dec is actually unaligned. Added description of the issue and slightly increased node complexity at which address is cached, so operations on record/class fields do not take address. 
git-svn-id: trunk@26258 -
 2013-12-21 10:33:38 +00:00
sergei
c3fe0c7379 * On SPARC, using shifts for zero-extending to OS_16 is more efficient than ANDing with 65535 (two instructions and no temp registers vs. three instructions and a temp register). 
git-svn-id: trunk@26257 -
 2013-12-20 19:00:44 +00:00
sergei
b376f56bf3 * Use typed pointer to store address of x when processing inc(x)/dec(x) with range checking enabled. This preserves alignment of x and prevents generating unaligned code on alignment-sensitive targets. 
git-svn-id: trunk@26256 -
 2013-12-20 17:13:41 +00:00
sergei
5cd0684d45 * tcg.a_load_ref_reg_unaligned: if loading signed 16-bit value, treat upper half as signed 8-bit to ensure that result is properly extended. This routine is used only by SPARC target (other CPUs use specific implementations), and it generates pretty inefficient code, therefore it's probably worth to drop it altogether and implement SPARC-specific version. Mantis #25440. 
git-svn-id: trunk@26255 -
 2013-12-20 17:07:00 +00:00
sergei
f2096de53a * tcg386.g_proc_exit: instead of recalculating stack size, use current_procinfo.final_localsize which was calculated in g_proc_entry. 
* tcgx86.g_proc_entry: don't over-allocate stack in SEH finalizer procedures.

git-svn-id: trunk@26251 -
 2013-12-19 10:32:32 +00:00
sergei
258e8c58a4 + Added trecorddef.buildderefimpl, necessary since advanced records have been implemented. Fixes compiler crash on webtbs/tw18688.pp on x86_64-win64. 
git-svn-id: trunk@26250 -
 2013-12-18 16:26:50 +00:00
nickysn
be5f49b3e5 * tx86addnode.second_cmpfloat: on i8086 only load the high byte of the FPU 
status word after fstsw (and before sahf), because 8-bit memory transfers are
  faster on the i8088, due to the 8-bit data bus

git-svn-id: trunk@26245 -
 2013-12-16 23:52:28 +00:00
nickysn
ada9ccf6a6 * tx86addnode.second_cmpfloat: do not emit a fwait after fstsw as my own testing 
on a true i8087 showed that the fwait isn't necessary

git-svn-id: trunk@26244 -
 2013-12-16 23:17:44 +00:00
sergei
6ea9ce1077 * Force managed types to be always returned in parameters, independent of target (primitive types were already handled that way; the patch affects small records with fields of managed types). 
* Generating code to finalize result on exception at callee side is no longer necessary.

git-svn-id: trunk@26228 -
 2013-12-13 19:54:46 +00:00
nickysn
a7b4953795 + proper (i.e. not broken) implementation of arctan() for the 8087 and 80287 
git-svn-id: trunk@26226 -
 2013-12-12 23:46:51 +00:00
sergei
179586f589 + SEH support for Win32. Enable by cycling with OPT=-dTEST_WIN32_SEH. 
Although basic things work (no regressions in test suite, also with TEST_OPT=-O2), there are some secondary issues/TODOs:
- Exception frame around PASCALMAIN is not properly removed in DLLs
- No stack traces yet
- Stack overallocated in finalizer procedures, their entry/exit code needs cleanup
- Signals unit is probably completely broken.

git-svn-id: trunk@26225 -
 2013-12-12 12:43:46 +00:00